ATmega128 datasheet(168/386 Pages) ATMEL

168 / 386 page

168

2467S–AVR–07/09

ATmega128

and SPIF in SPSR will become set. The user will then have to set MSTR to re-enable SPI Mas-

ter mode.

• Bit 3 – CPOL: Clock Polarity

When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low

when idle. Refer to Figure 77 and Figure 78 for an example. The CPOL functionality is summa-

rized below:

• Bit 2 – CPHA: Clock Phase

The settings of the clock phase bit (CPHA) determine if data is sampled on the leading (first) or

trailing (last) edge of SCK. Refer to Figure 77 and Figure 78 for an example. The CPHA func-

tionality is summarized below:

• Bits 1, 0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0

These two bits control the SCK rate of the device configured as a master. SPR1 and SPR0 have

no effect on the slave. The relationship between SCK and the Oscillator Clock frequency f

osc is

shown in the following table:

Table 70. CPOL functionality

CPOL

Leading edge

Trailing edge

Rising

Falling

Rising

Table 71. CPHA functionality

CPHA

Leading edge

Trailing edge

Sample

Setup

1Setup

Sample

Table 72. Relationship Between SCK and the Oscillator Frequency

SPI2X

SPR1

SPR0

SCK Frequency

osc /4

osc /16

osc /64

osc /128

osc /2

osc /8

osc /32

osc /64

ATmega128 데이터시트(PDF) 168 Page - ATMEL Corporation

ATmega128 데이터시트(HTML) 168 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL