| 전자부품 데이터시트 검색엔진 |
|
AT89LP4052 데이터시트(PDF) 77 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89LP4052 데이터시트(HTML) 77 Page - ATMEL Corporation |
|
77 / 94 page ![]() 77 3547J–MICRO–10/09 AT89LP2052/LP4052 23.5.6 ISP Command Sequence The ISP multi-byte command sequence is shown in Figure 23-27. •SS should be brought low before the first byte in a command is sent and brought back high after the final byte in the command has been sent. The command is not complete until SS returns high. • Command bytes are issued serially on MOSI (P1.5). • Data bytes are output serially on MISO (P1.6). Figure 23-27. ISP Command Sequence 70 654321 7 0 654321 7 0 654321 7 0 654321 70 654321 SS SCK MOSI MISO Preamble Opcode Address High Address Low Data In Data Out X X X X Table 23-4. Serial Programming Interface Parameters Symbol Parameter Min Max Units tSCK Serial Clock Cycle Time 200 ns t SHSL Clock High Time 100 ns t SLSH Clock Low Time 50 ns tSR Rise Time 25 ns t SF Fall Time 25 ns t SIS Serial Input Setup Time 10 ns tSIH Serial Input Hold Time 10 ns t SOH Serial Output Hold Time 10 ns t SOV Serial Output Valid Time 35 ns tSOE Output Enable Time 10 ns t SOX Output Disable Time 25 ns t SSE SS Enable Lead Time 100 ns tSSD SS Disable Lag Time 100 ns t WRC Wire Cycle Time 4.5 ms t ERS Erase Cycle Time 9 ms |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |