ATtiny88 datasheet(3/266 Pages) ATMEL

3 / 266 page

8008C–AVR–03/09

ATtiny48/88

1.1

Pin Descriptions

1.1.1

VCC

Digital supply voltage.

1.1.2

GND

Ground.

1.1.3

Port A (PA3:0) (in 32-lead TQFP and 32-pad QFN/MLF packages, only)

Port A is a 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit) in 32-

lead TQFP and 32-pad QFN/MLF package. The PA3..0 output buffers have symmetrical drive

characteristics with both high sink and source capability. As inputs, Port A pins that are exter-

nally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-

stated when a reset condition becomes active, even if the clock is not running.

1.1.4

Port B (PB7:0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

Port B output buffers have symmetrical drive characteristics with both high sink and source

capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up

resistors are activated. The Port B pins are tri-stated when a reset condition becomes active,

even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the internal clock

operating circuit.

The various special features of Port B are elaborated in “Alternate Functions of Port B” on page

64 and “System Clock and Clock Options” on page 25.

1.1.5

Port C (PC7, PC5:0)

Port C is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

PC7 and PC5..0 output buffers have symmetrical drive characteristics with both high sink and

source capability. As inputs, Port C pins that are externally pulled low will source current if the

pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes

active, even if the clock is not running.

1.1.6

PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical char-

acteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a reset input. A low level on this pin for

longer than the minimum pulse width will generate a reset, even if the clock is not running. The

minimum pulse length is given in Table 21-3 on page 204. Shorter pulses are not guaranteed to

generate a reset.

The various special features of Port C are elaborated in “Alternate Functions of Port C” on page

67.

1.1.7

Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The

PD7..4 output buffers have symmetrical drive characteristics with both high sink and source

capabilities, while the PD3..0 output buffers have stronger sink capabilities. As inputs, Port D

ATtiny88 데이터시트(PDF) 3 Page - ATMEL Corporation

ATtiny88 데이터시트(HTML) 3 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL