ATtiny261A-MU datasheet(4/292 Pages) ATMEL

4 / 292 page

8197A–AVR–10/09

ATtiny261A/461A/861A

2. Overview

ATtiny261A/461A/861A are low-power CMOS 8-bit microcontrollers based on the AVR

enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the

devices achieve throughputs approaching 1 MIPS per MHz allowing the system designer to opti-

mize power consumption versus processing speed.

2.1

Block Diagram

Figure 2-1.

Block Diagram

The AVR core combines a rich instruction set with 32 general purpose working registers. All 32

registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent

registers to be accessed in one single instruction executed in one clock cycle. The resulting

architecture is more code efficient while achieving throughputs up to ten times faster than con-

ventional CISC microcontrollers.

PORT A (8)

PORT B (8)

USI

Timer/Counter1

Timer/Counter0

A/D Conv.

Internal

Bandgap

Analog Comp.

SRAM

Flash

EEPROM

Watchdog

Oscillator

Watchdog

Timer

Oscillator

Circuits /

Clock

Generation

Power

Supervision

POR / BOD &

RESET

PROGRAM

LOGIC

debugWIRE

AGND

AREF

AVCC

PA[0..7]

PB[0..7]

RESET

XTAL[1..2]

CPU

ATtiny261A-MU 데이터시트(PDF) 4 Page - ATMEL Corporation

ATtiny261A-MU 데이터시트(HTML) 4 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL