| 전자부품 데이터시트 검색엔진 |
|
BQ20Z60-R1 데이터시트(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
BQ20Z60-R1 데이터시트(HTML) 7 Page - Texas Instruments |
|
7 / 15 page ![]() SMBC SMBD SMBC SMBD SMBC SMBD S tSU(STA) S P tBUF tSU(STO) tR tF SMBC SMBD tTIMEOUT tHIGH tLOW tF tR tHD(DAT) tSU(DAT) tHD(STA) Start and Stop condition Wait and Hold condition Timeout condition Repeated Start condition bq20z60-R1 www.ti.com SLUS991 – DECEMBER 2009 SMBus TIMING SPECIFICATIONS (continued) VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tLOW:SEXT Cumulative clock low slave extend time See (3) 25 ms tLOW:MEXT Cumulative clock low master extend time See (4) 10 tF Clock/data fall time (VILMAX – 0.15 V) to (VIHMIN + 0.15 V) 300 ns tR Clock/data rise time 0.9 VCC to (VILMAX – 0.15 V) 1000 (3) tLOW:SEXT is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop. (4) tLOW:MEXT is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop. SMBus TIMING DIAGRAM A. SCLKACK is the acknowledge related clock pulse generated by the master. Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Link(s) :bq20z60-R1 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |