| 전자부품 데이터시트 검색엔진 |
|
MPC5121E 데이터시트(PDF) 72 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5121E 데이터시트(HTML) 72 Page - Freescale Semiconductor, Inc |
|
72 / 86 page ![]() MPC5121E/MPC5123 Data Sheet, Rev. 4 Electrical and Thermal Characteristics Freescale Semiconductor 72 Figure 52. Timing Diagram – SPI Slave Mode, Format 1 (CPHA = 1) 3.3.21 GPIOs and Timers The MPC5121e/MPC5123 contains several sets of I/Os that do not require special setup, hold, or valid requirements. The external events (GPIO or timer inputs) are asynchronous to the system clock. The inputs must be valid for at least tIOWID to ensure proper capture by the internal IP clock. 3.3.22 Fusebox Table 49 gives the Fusebox specification. Table 48. GPIO/Timers Input AC Timing Specifications Symbol Description Min Unit SpecID tIOWID GPIO/Timers inputs—minimum pulse witdh 2T1 1 T is the IP bus clock cycle. T= 12 ns is the minimum value (for the maximum IP bus freqency of 83 MHz). ns A21.1 Table 49. Fusebox Characteristics Sym Description Min Max Units SpecID tFUSEWR Program time 1 for Fuse 1 The program length is defined by the value defined in the EPM_PGM_LENGTH bits of the IIM module. 125 — us A22.1 IFUSEWR Program current to program one fuse bit — 10 mA A22.2 SCK (CLKPOL=0) SCK (CLKPOL=1) MOSI Input Input Input SS Input MISO Output 1 2 2 7 8 3 4 6 5 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |