| 전자부품 데이터시트 검색엔진 |
|
MPC5121E 데이터시트(PDF) 80 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5121E 데이터시트(HTML) 80 Page - Freescale Semiconductor, Inc |
|
80 / 86 page ![]() MPC5121E/MPC5123 Data Sheet, Rev. 4 System Design Information Freescale Semiconductor 80 Figure 62. COP Connector Diagram 4.5.2.2 Boards Without COP Connector If the JTAG interface is not used, TRST should be tied to PORESET, so that it is asserted when the system reset signal (PORESET) is asserted. This ensures that the JTAG scan chain is initialized during power on. Figure 63 shows the connection of the JTAG interface without COP connector. 1 3 5 7 9 11 13 15 2 4 6 8 10 12 K 16 14 HRESET SRESET VDD_IO VDD_IO TRST VDD_IO TMS VDD_IO TCK VDD_IO TDI CKSTP_OUT TDO 3 11 16 4 9 12 7 62 15 1 10 5(3) 2(4) 13 NC NC NC TDO HRESET SRESET TRST TMS TCK TDI CKSTP_OUT VDD_IO 10 k Ω 10 k Ω 10 k Ω 10 k Ω 10 k Ω COP Header COP Connector Physical Pinout halted qack VDD_IO 10 k Ω PORESET PORESET VDD_IO 10 k Ω CKSTP_IN (LPC_CLK) 8 CKSTP_IN VDD_IO 10 k Ω |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |