전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST7585 데이터시트(PDF) 30 Page - Sitronix Technology Co., Ltd.

부품명 ST7585
상세설명  66 x 102 Dot Matrix LCD Controller/Driver
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SITRONIX [Sitronix Technology Co., Ltd.]
홈페이지  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7585 데이터시트(HTML) 30 Page - Sitronix Technology Co., Ltd.

Back Button ST7585 Datasheet HTML 26Page - Sitronix Technology Co., Ltd. ST7585 Datasheet HTML 27Page - Sitronix Technology Co., Ltd. ST7585 Datasheet HTML 28Page - Sitronix Technology Co., Ltd. ST7585 Datasheet HTML 29Page - Sitronix Technology Co., Ltd. ST7585 Datasheet HTML 30Page - Sitronix Technology Co., Ltd. ST7585 Datasheet HTML 31Page - Sitronix Technology Co., Ltd. ST7585 Datasheet HTML 32Page - Sitronix Technology Co., Ltd. ST7585 Datasheet HTML 33Page - Sitronix Technology Co., Ltd. ST7585 Datasheet HTML 34Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 51 page
background image
ST7585
Ver 1.0c
30/51
2009/04/14
Power OFF Flow and Sequence
By setting PD=
”1”, ST7585 will go into power save mode. The LCD driving outputs are fixed to VSS, built-in power circuits
are turned OFF and a discharge process starts.
Instruction Flow
After the built-in power circuits are turned OFF and
completely discharged, the power (VDD1 and VDD2)
can be removed.
An alternate method is to use the RESB signal to set ST7585 into power save mode. After hardware reset, the PD flag is
“1”
and ST7585 is in power save mode (same as previous case).
Operating Flow
After the built-in power circuits are turned OFF and
completely discharged, the power (VDD1 and VDD2)
can be removed.
Note:
1.
tIPOFF: Internal Power discharge time. => 250ms (max).
2.
tV2OFF: Period between VDD1 and VDD2 OFF time. => 0 ms (min).
3.
It is NOT recommended to turn VDD1 OFF before VDD2. Without VDD1, the internal status cannot be guaranteed and
internal discharge-process maybe stopped. The un-discharged power maybe flows into COM/SEG output(s) and the
liquid crystal in panel maybe polarized.
4.
IC will NOT be damaged if either VDD1 or VDD2 is OFF while another is ON.
5.
The timing is dependent on panel loading and the external capacitor(s).
6.
The timing in these figures is base on the condition that: LCD Panel Size = 1.4
” with C1=1uF, C2=1uF.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com