전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DM9010EP 데이터시트(PDF) 39 Page - Davicom Semiconductor, Inc.

부품명 DM9010EP
상세설명  10/100 Mbps Single Chip Ethernet Controller with General Processor Interface
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DAVICOM [Davicom Semiconductor, Inc.]
홈페이지  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM9010EP 데이터시트(HTML) 39 Page - Davicom Semiconductor, Inc.

Back Button DM9010EP Datasheet HTML 35Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 36Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 37Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 38Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 39Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 40Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 41Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 42Page - Davicom Semiconductor, Inc. DM9010EP Datasheet HTML 43Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 62 page
background image
DM9010
Single Chip Ethernet Controller with General Processor Interface
Preliminary
39
Version: DM9010-17--DS-P04
Jan. 18, 2006
16.7
F_LINK_100
0, RW
Force Good Link in 100Mbps
0 = Normal 100Mbps operation
1 = Force 100Mbps good link status
This bit is useful for diagnostic purposes
16.6
Reserved
0, RW
Reserved
Force to 0 in application.
16.5
Reserved
0, RW
Reserved
Force to 0 in application.
16.4
RPDCTR-EN
1, RW
Reduced Power Down Control Enable
This bit is used to enable automatic reduced power down
0 = Disable automatic reduced power down
1 = Enable automatic reduced power down
16.3
SMRST
0, RW
Reset State Machine
When writes 1 to this bit, all state machines of PHY will be
reset. This bit is self-clear after reset is completed
16.2
MFPSC
1, RW
MF Preamble Suppression Control
MII frame preamble suppression control bit
1 = MF preamble suppression bit on
0 = MF preamble suppression bit off
16.1
SLEEP
0, RW
Sleep Mode
Writing a 1 to this bit will cause PHY entering the Sleep
mode and power down all circuit except oscillator and clock
generator circuit. When waking up from Sleep mode (write
this bit to 0), the configuration will go back to the state
before sleep; but the state machine will be reset
16.0
RLOUT
0, RW
Remote Loopout Control
When this bit is set to 1, the received data will loop out to the
transmit channel. This is useful for bit error rate testing
8.9 DAVICOM Specified Configuration and Status Register (DSCSR) - 17
Bit
Bit Name
Default
Description
17.15
100FDX
1, RO
100M Full Duplex Operation Mode
After auto-negotiation is completed, results will be written to this
bit. If this bit is 1, it means the operation 1 mode is a 100M full
duplex mode. The software can read bit [15:12] to see which mode
is selected after auto-negotiation. This bit is invalid when it is not in
the auto-negotiation mode
17.14
100HDX
1, RO
100M Half Duplex Operation Mode
After auto-negotiation is completed, results will be written to this



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com