전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

P89LPC9151FDH 데이터시트(PDF) 39 Page - NXP Semiconductors

부품명 P89LPC9151FDH
상세설명  8-bit microcontroller with accelerated two-clock 80C51 core, 2 kB 3 V byte-erasable flash with 8-bit ADC
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

P89LPC9151FDH 데이터시트(HTML) 39 Page - NXP Semiconductors

Back Button P89LPC9151FDH Datasheet HTML 35Page - NXP Semiconductors P89LPC9151FDH Datasheet HTML 36Page - NXP Semiconductors P89LPC9151FDH Datasheet HTML 37Page - NXP Semiconductors P89LPC9151FDH Datasheet HTML 38Page - NXP Semiconductors P89LPC9151FDH Datasheet HTML 39Page - NXP Semiconductors P89LPC9151FDH Datasheet HTML 40Page - NXP Semiconductors P89LPC9151FDH Datasheet HTML 41Page - NXP Semiconductors P89LPC9151FDH Datasheet HTML 42Page - NXP Semiconductors P89LPC9151FDH Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 91 page
background image
P89LPC9151_61_71_2
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 02 — 9 February 2010
39 of 91
NXP Semiconductors
P89LPC9151/9161/9171
8-bit microcontroller with 8-bit ADC
running at 8 MHz or slower. When clock doubler option is enabled, BOE1 bit (UCFG1.5)
and BOE0 bit (UCFG1.3) are required to hold the device in reset at power-up until VDD
has reached its specified level.
7.6 Watchdog oscillator option
The watchdog has a separate oscillator which has a frequency of 400 kHz, calibrated to
±5 % at room temperature. This oscillator can be used to save power when a high clock
frequency is not needed.
7.7 External clock input option
In this configuration, the processor clock is derived from an external source driving the
P0.5/CLKIN pin. The rate may be from 0 Hz up to 18 MHz. When the frequency above
12 MHz, BOE1 bit (UCFG1.5) and BOE0 bit (UCFG1.3) are required to hold the device in
reset at power-up until VDD has reached its specified level.
Remark: When using P0.5 as a clock input option, please make sure that P0.5 is
configured as input only mode.
7.8 Clock sources switch on the fly
P89LPC9151/9161/9171 can implement clock source switch in any sources of watchdog
oscillator, 7 MHz/14 MHz IRC oscillator, or external clock input during code is running.
CLKOK bit in CLKCON register is used to indicate the clock switch status. CLKOK is
cleared when starting clock source switch and set when completed. Notice that when
CLKOK is ‘0’, writing to CLKCON register is not allowed.
Fig 10. Block diagram of oscillator control
÷2
002aae574
RTC
CPU
WDT
DIVM
CCLK
OSCCLK
XCLK
RCCLK
I2C-BUS
UART
PCLK
TIMER 0 AND
TIMER 1
CLKIN
RC
OSCILLATOR
WATCHDOG
OSCILLATOR
PCLK
RCCLK
SPI
(P89LPC9161)
RTCS1:0
ADC1/DAC1
CLKOUT
(7.3728 MHz/14.7456 MHz
± 1 %)
(400 kHz
± 5 %)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com