전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

VG37648041AT 데이터시트(PDF) 2 Page - Vanguard International Semiconductor

부품명 VG37648041AT
상세설명  256M:x4, x8, x16 CMOS Synchronous Dynamic RAM
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  VML [Vanguard International Semiconductor]
홈페이지  http://www.vis.com.tw
Logo VML - Vanguard International Semiconductor

VG37648041AT 데이터시트(HTML) 2 Page - Vanguard International Semiconductor

  VG37648041AT Datasheet HTML 1Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 2Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 3Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 4Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 5Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 6Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 7Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 8Page - Vanguard International Semiconductor VG37648041AT Datasheet HTML 9Page - Vanguard International Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 86 page
background image
Document : 1G5-0157
Rev.1
Page 2
VIS
Preliminary
VG37648041AT
256M:x4, x8, x16
CMOS Synchronous Dynamic RAM
Note: The functionality described in, and the timing specifications included in this data
sheet are for the DLL Enabled mode of operation. This is the only normal operating
mode for these DDR devices.
Features
• Double-data-rate architecture: two data transfers per clock cycle
• Bidirectional, intermittent data strobe (DQS) is transmitted/received with data, to be used in
capturing data at the receiver
• DQS is edge-aligned with data for READs: center-aligned with data for WRITEs
• Differential clock inputs (CLK and CLK#)
• DLL aligns DQ and DQS transitions with CLK transitions
• Commands entered on each positive CLK edge; data referenced to both edges of DQS
• Four internal banks for concurrent operation
• Data mask (DM) for write data
• Burst lengths:2,4, or 8
• CAS Latency: 2 or 2.5
• AUTO PRECHARGE option for each burst access
• Auto Refresh and Self Refresh Modes
• 7.81us Auto Refresh Interval
• 2.5V (SSTL_2 compatible) I/O
• VDDQ=+2.5V
0.2V
• VDD=+3.3V
0.3V
±
±



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com