74LVC2G53GD datasheet(12/23 Pages) NXP

12 / 23 page

74LVC2G53_5

Product data sheet

Rev. 05 — 18 June 2008

12 of 23

NXP Semiconductors

74LVC2G53

2-channel analog multiplexer/demultiplexer

11.1 Waveforms and test circuits

Measurement points are given in Table 10.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig 16. Input (Yn or Z) to output (Z or Yn) propagation delays

tPLH

tPHL

GND

VOH

VOL

Yn or Z

input

Z or Yn

output

001aac361

Measurement points are given in Table 10.

Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.

Fig 17. Enable and disable times

GND

VCC

VOL

VOH

GND

S, E input

output

LOW to OFF

OFF to LOW

output

HIGH to OFF

OFF to HIGH

001aad393

tPZL

tPHZ

tPZH

switch

disabled

switch

enabled

switch

enabled

Z, Yn

tPLZ

Table 10.

Measurement points

Supply voltage

Input

Output

VCC

1.65 V to 2.7 V

0.5VCC

VOL + 0.15 V

VOH − 0.15 V

2.7 V to 5.5 V

0.5VCC

VOL + 0.3 V

VOH − 0.3 V

74LVC2G53GD 데이터시트(PDF) 12 Page - NXP Semiconductors

74LVC2G53GD 데이터시트(HTML) 12 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

데이터시트 다운로드

링크 URL