| 전자부품 데이터시트 검색엔진 |
|
CS49300 데이터시트(PDF) 21 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS49300 데이터시트(HTML) 21 Page - Cirrus Logic |
|
21 / 90 page ![]() CS49300 Family DSP DS339F7 21 1.14. Switching Characteristics — Parallel Data Input (VA, VD[3:1] = 2.5 V ±5%; Inputs: Logic 0 = DGND, Logic 1 = VD, CL = 20 pF) Notes: 1. CMPREQ signal is asynchronous to CLKIN and can change at any time relative to CLKIN. 2. Certain timing parameters are normalized to the DSP clock, DCLK, in nanoseconds. The DSP clock can be defined as follows: External CLKIN Mode: DCLK == CLKIN/4 before and during boot DCLK == CLKIN after boot Internal Clock Mode: DCLK == 10MHz before and during boot, i.e. DCLK == 100ns DCLK == 65 MHz after boot, i.e. DCLK == 15.4ns It should be noted that DCLK for the internal clock mode is application specific. The application code users guide should be checked to confirm DCLK for the particular application. Parameter Symbol Min Max Unit CMPCLK Period Tcmpclk 4*DCLK + 10 - ns DATA[7:0] setup before CMPCLK high Tcmpsu 10 - ns DATA[7:0] hold after CMPCLK high Tcmphld 10 - ns Delay from falling edge of CMPREQ to CMPCLK rising edge Treqclk 0- ns Tcmpsu Tcmpclk Tcmphld CMPREQ CMPCLK DATA[7:0] Treqclk Figure 11. Parallel Data Timing (when not in a parallel control mode) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |