전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS8415A-CSZ 데이터시트(PDF) 40 Page - Cirrus Logic

부품명 CS8415A-CSZ
상세설명  96 kHz Digital Audio Interface Receiver
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8415A-CSZ 데이터시트(HTML) 40 Page - Cirrus Logic

Back Button CS8415A-CSZ Datasheet HTML 36Page - Cirrus Logic CS8415A-CSZ Datasheet HTML 37Page - Cirrus Logic CS8415A-CSZ Datasheet HTML 38Page - Cirrus Logic CS8415A-CSZ Datasheet HTML 39Page - Cirrus Logic CS8415A-CSZ Datasheet HTML 40Page - Cirrus Logic CS8415A-CSZ Datasheet HTML 41Page - Cirrus Logic CS8415A-CSZ Datasheet HTML 42Page - Cirrus Logic CS8415A-CSZ Datasheet HTML 43Page - Cirrus Logic CS8415A-CSZ Datasheet HTML 44Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 46 page
background image
40
DS470F4
CS8415A
One-byte mode saves the user substantial control port access time, as it effectively accesses 2 bytes worth
of information in 1 byte's worth of access time. If the control port's autoincrement addressing is used in com-
bination with this mode, multi-byte accesses such as full-block reads can be done especially efficiently.
14.2.3.2 Two-Byte Mode
There are those applications in which the A and B channel status blocks will not be the same, and the user
is interested in accessing both blocks. In these situations, two-byte mode should be used to access the E
buffer.
In this mode, a read will cause the CS8415A to output two bytes from its control port. The first byte out will
represent the A channel status data, and the 2nd byte will represent the B channel status data.
14.3
AES3 User (U) Bit Management
Entire blocks of U data are buffered using a cascade of 2 block-sized RAMs to perform the buffering. The
user has access to the second of these buffers, denoted the E buffer, through the control port. The U buffer
access only operates in two-byte mode, since there is no concept of A and B blocks for user data. The ar-
rangement of the data is as followings: Bit15[A7]Bit14[B7]Bit13[A6]Bit12[B6]...Bit1[A0]Bit0[B0]. The ar-
rangement of the data in the each byte is that the MSB is the first received bit and is the first transmitted bit.
The first byte read is the first byte received, and the first byte sent is the first byte transmitted. If you read
two bytes from the E buffer, you will get the following arrangement: A[7]B[7]A[6]B[6]....A[0]B[0].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com