L99PD08TR datasheet(24/41 Pages) STMICROELECTRONICS

24 / 41 page

SPI

L99PD08

24/41

Doc ID 15872 Rev 3

Figure 9.

SPI frame structure

6.2.1

Serial clock (SCK)

This input signal provides the timing of the serial interface. Data present at Serial Data Input

(SDI) is latched on the rising edge of Serial Clock (SCK). Data on Serial Data Out (SDO) is

shifted out at the falling edge of Serial Clock (SCK).

The writing to the selected data input register is only enabled if exactly one frame length is

transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are

counted within one frame the complete frame will be ignored and a SPI frame error is

signaled in the Global Status register. This safety function is implemented to avoid an

unwanted activation of output stages by a wrong communication frame.

Note:

Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel

operation of the SPI bus by controlling the CSN signal of the connected ICs is

recommended.

CSN

SDO

SDI

Command Byte

(8 bit)

Global Status Byte

(8 bit)

Data

(8 bit)

MSB

LSB

Data

(previous content of register )

Write Operation

CSN

SDO

SDI

Command Byte

(8 bit)

Global Status Byte

(8 bit)

All 0

(8 bit)

MSB

LSB

Data

(8 bit)

Read Operation

MSB

LSB

MSB

LSB

L99PD08TR 데이터시트(PDF) 24 Page - STMicroelectronics

L99PD08TR 데이터시트(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

데이터시트 다운로드

링크 URL