| 전자부품 데이터시트 검색엔진 |
|
PCF2113AU/10/F4 데이터시트(PDF) 11 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF2113AU/10/F4 데이터시트(HTML) 11 Page - NXP Semiconductors |
|
11 / 65 page ![]() PCF2113_FAM_4 © NXP B.V. 2008. All rights reserved. Product data sheet Rev. 04 — 4 March 2008 11 of 65 NXP Semiconductors PCF2113x LCD controllers/drivers [1] The values in the table are given relative to VLCD − VSS, e.g. 3⁄4 means {3⁄4 × (VLCD − VSS)} + VSS. 8.3 Oscillator The on-chip oscillator provides the clock signal for the display system. No external components are required and the OSC pin must be connected to VDD1. 8.4 External clock If an external clock is to be used, this input is at the OSC pin. The resulting display frame frequency is given by: Only in the Power-down mode is the clock allowed to be stopped (pin OSC connected to VSS), otherwise the LCD is frozen in a DC state. 8.5 Power-on reset The on-chip power-on reset block initializes the chip after power-on or power failure. This is a synchronous reset and requires 3 oscillator cycles to be executed. 8.6 Registers The PCF2113x has two 8-bit registers: an Instruction Register (IR) and a Data Register (DR). The Register Select (RS) signal determines which register will be accessed. The instruction register stores instruction codes such as ‘display clear’, ‘cursor shift’, and address information for the Display Data RAM (DDRAM) and Character Generator RAM (CGRAM). The instruction register can be written to but not read from by the system controller. The data register temporarily stores data to be read from the DDRAM and CGRAM. When reading, data from the DDRAM or CGRAM corresponding to the address in the instruction register is written to the data register prior to being read by the ‘read data’ instruction. 8.7 Busy flag The busy flag indicates the internal status of the PCF2113x. A logic 1 indicates that the chip is busy and further instructions will not be accepted. The busy flag is output to pin DB7 when bit RS = 0 and bit R/W = 1. Instructions must only be written after checking that the busy flag is at logic 0 or waiting for the required number of cycles. Table 6. Bias levels as a function of multiplex rate Multiplex rate Number of levels Bias voltages[1] V1 V2 V3 V4 V5 V6 1:18 5 VLCD 3 ⁄ 4 1 ⁄ 2 1 ⁄ 2 1 ⁄ 4 VSS 1:9 5 VLCD 3 ⁄ 4 1 ⁄ 2 1 ⁄ 2 1 ⁄ 4 VSS 1:2 4 VLCD 2 ⁄ 3 2 ⁄ 3 1 ⁄ 3 1 ⁄ 3 VSS f fr LCD () f osc 3072 ------------ = |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |