| 전자부품 데이터시트 검색엔진 |
|
MPC8308VMADDA 데이터시트(PDF) 6 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8308VMADDA 데이터시트(HTML) 6 Page - Freescale Semiconductor, Inc |
|
6 / 88 page ![]() MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 0 6 Freescale Semiconductor Power Characteristics The I/O power supply ramp-up slew rate should be slower than 4V/100 μs, this requirement is for ESD circuit Note that there is no specific power down sequence requirement for the device. I/O voltage supplies (GVDD, LVDD, and NVDD) do not have any ordering requirements with respect to one another. Figure 3. Power-Up Sequencing Example 3 Power Characteristics The estimated typical power dissipation, not including I/O supply power for the device is shown in Table 4. Table 5 shows the estimated typical I/O power dissipation. Table 4. MPC8308 Power Dissipation1 1 The values do not include I/O supply power but do include core (AV DD)and PLL (AVDD1, AVDD2, XCOREVDD, XPADVDD, SDAVDD) Core Frequency (MHz) CSB Frequency (MHz) Typical2 2 Typical power is based on best process, a voltage of V DD = 1.0V and ambient temperature of TA = 25° C Maximum 3 3 Maximum power is estimated based on best process, a voltage of V DD = 1.05 V, a ambient temperature of TA = 105° C Unit 266 133 530 900 mW 333 133 565 950 mW 400 133 600 1000 mW Note: t 90% V Core Voltage (VDD) I/O Voltage (GVDD, LVDD, and NVDD) 0 0.7 V PORESET >= 32 × t SYS_CLK_IN |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |