www.ti.com

Register 6: System Control Register

FS[1:0] – Sampling Mode

PDN12 – Power-Down for Channels 1 and 2

PDN34 – Power-Down for Channels 3 and 4

RST – Software Reset (value defaults to 0)

PCM4104-EP

SBAS419 – JUNE 2007

BIT 7 (MSB)

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0 (LSB)

RST

0

0

0

PDN34

PDN12

FS1

FS0

This register controls various system level functions of the PCM4104, including sampling mode, power down,

and soft reset.

FS1

FS0

Sampling Mode

0

0

Single Rate (default)

0

1

Dual Rate

1

0

Quad Rate

1

1

- Not Used -

PDN12

Power Down For Channels 1 And 2

0

Disabled (default)

1

Enabled

PDN34

Power Down For Channels 3 And 4

0

Disabled (default)

1

Enabled

Setting this bit to 1 will initiate a logic reset of the PCM4104. This bit functions the same as an external reset

applied at the RST input (pin 9).

31

Submit Documentation Feedback