| 전자부품 데이터시트 검색엔진 |
|
INT202 데이터시트(PDF) 3 Page - Power Integrations, Inc. |
|
|
|||||||||||||||||||||||||||||
INT202 데이터시트(HTML) 3 Page - Power Integrations, Inc. |
|
3 / 12 page ![]() F 2/96 INT202 3 INT202 Functional Description 5 V Regulator The 5 V linear regulator circuit provides the supply voltage for the control logic and high-voltage level shift circuit. This allows the logic section to be directly compatible with 5 V CMOS logic without the need of an external 5 V supply. Undervoltage Lockout The undervoltage lockout circuit disables the LS OUT pin and both HSD pins whenever the V DD power supply falls below typically 9.0 V, and maintains this condition until the V DD power supply rises above typically 9.35 V. This guarantees that both MOSFETs will remain off during power-up or fault conditions. HSD1/HSD2 The HSD1 and HSD2 outputs are connected to integrated high-voltage N- channel MOSFET transistors which perform the level-shifting function for communication to the high-side driver. Controlled current capability allows the drain voltage to float with the high-side driver. Two individual channels produce a true differential communication channel for accurately controlling the high-side driver in the presence of fast moving high-voltage waveforms. Pulse Circuit The pulse circuit provides the two high- voltage level shifters with precise timing signals. Two pulses are sent over HSD1 to signal the high-side driver to turn on. One pulse is sent over HSD2 to signal the high-side driver to turn off. The combination of differential communication with the precise timing provides maximum immunity to noise. Driver The CMOS drive circuit provides drive power to the gate of the MOSFET used on the low side of the half bridge circuit. The driver consists of a CMOS buffer capable of driving an external transistor gate at up to 15 V. 3 Figure 4. Using the INT202 and INT201 to Drive a Switched Reluctance Motor. PI-1473-042695 HV+ VDD CONTROL HV- 12 34 87 65 12 34 87 65 INT201 INT202 PHASE 1 PHASE 2 PHASE 3 3-PHASE SRM D1 C2 C1 R1 R2 D2 D3 Q2 Q1 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |