전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8308CVMAFDA 데이터시트(PDF) 5 Page - Freescale Semiconductor, Inc

부품명 MPC8308CVMAFDA
상세설명  MPC8308 PowerQUICC II Pro Processor Hardware Specification
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8308CVMAFDA 데이터시트(HTML) 5 Page - Freescale Semiconductor, Inc

  MPC8308CVMAFDA Datasheet HTML 1Page - Freescale Semiconductor, Inc MPC8308CVMAFDA Datasheet HTML 2Page - Freescale Semiconductor, Inc MPC8308CVMAFDA Datasheet HTML 3Page - Freescale Semiconductor, Inc MPC8308CVMAFDA Datasheet HTML 4Page - Freescale Semiconductor, Inc MPC8308CVMAFDA Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC8308CVMAFDA Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8308CVMAFDA Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8308CVMAFDA Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8308CVMAFDA Datasheet HTML 9Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 88 page
background image
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 1
Freescale Semiconductor
5
Electrical Characteristics
Figure 2 shows the undershoot and overshoot voltages at the interfaces of the device
Figure 2. Overshoot/Undershoot Voltage for GVDD/NVDD/LVDD
2.1.3
Output Driver Characteristics
Table 3 provides information on the characteristics of the output driver strengths.
2.1.4
Power Sequencing
The device does not require the core supply voltage (VDD) and I/O supply voltages (GVDD, LVDD, and
NVDD) to be applied in any particular order. Note that during power ramp-up, before the power supplies
are stable and if the I/O voltages are supplied before the core voltage, there might be a period of time that
all input and output pins are actively driven and cause contention and excessive current. In order to avoid
actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage (VDD) before
the I/O voltage (GVDD, LVDD, and NVDD) and assert PORESET before the power supplies fully ramp up.
In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal
value before the I/O supplies reach 0.7 V; see Figure 3.
Table 3. Output Driver Capability
Driver Type
Output Impedance (
Ω)
Supply Voltage
Local bus interface utilities signals
42
NVDD = 3.3 V
DDR2 signals1
1 Output Impedance can also be adjusted through configurable options in DDR Control Driver Register (DDRCDR).
For more information, see the
MPC8308 PowerQUICC II Pro Processor Reference Manual.
18
GVDD = 1.8 V
DUART, system control, I2C, JTAG, eSDHC, GPIO,SPI, USB
42
NVDD = 3.3 V
eTSEC signals
42
LVDD = 2.5/3.3 V
VSS
VSS – 0.3 V
VSS – 0.7 V
Not to Exceed 10%
G/L/NVDD + 20%
G/L/NVDD
G/L/NVDD + 5%
of tinterface
1
1. Note that tinterface refers to the clock period associated with the bus clock interface.
VIH
VIL
Note:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com