| 전자부품 데이터시트 검색엔진 |
|
MPC8308CVMAFDA 데이터시트(PDF) 5 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8308CVMAFDA 데이터시트(HTML) 5 Page - Freescale Semiconductor, Inc |
|
5 / 88 page ![]() MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 1 Freescale Semiconductor 5 Electrical Characteristics Figure 2 shows the undershoot and overshoot voltages at the interfaces of the device Figure 2. Overshoot/Undershoot Voltage for GVDD/NVDD/LVDD 2.1.3 Output Driver Characteristics Table 3 provides information on the characteristics of the output driver strengths. 2.1.4 Power Sequencing The device does not require the core supply voltage (VDD) and I/O supply voltages (GVDD, LVDD, and NVDD) to be applied in any particular order. Note that during power ramp-up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there might be a period of time that all input and output pins are actively driven and cause contention and excessive current. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage (VDD) before the I/O voltage (GVDD, LVDD, and NVDD) and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V; see Figure 3. Table 3. Output Driver Capability Driver Type Output Impedance ( Ω) Supply Voltage Local bus interface utilities signals 42 NVDD = 3.3 V DDR2 signals1 1 Output Impedance can also be adjusted through configurable options in DDR Control Driver Register (DDRCDR). For more information, see the MPC8308 PowerQUICC II Pro Processor Reference Manual. 18 GVDD = 1.8 V DUART, system control, I2C, JTAG, eSDHC, GPIO,SPI, USB 42 NVDD = 3.3 V eTSEC signals 42 LVDD = 2.5/3.3 V VSS VSS – 0.3 V VSS – 0.7 V Not to Exceed 10% G/L/NVDD + 20% G/L/NVDD G/L/NVDD + 5% of tinterface 1 1. Note that tinterface refers to the clock period associated with the bus clock interface. VIH VIL Note: |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |