MPC8308CVMAFDA datasheet(8/88 Pages) FREESCALE

8 / 88 page

MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 1

Freescale Semiconductor

RESET Initialization

4.2

AC Electrical Characteristics

The primary clock source for the device is SYS_CLK_IN. Table 8 provides the system clock input

(SYS_CLK_IN) AC timing specifications for the device.

Table 9. RTC_PIT_CLOCK AC Timing Specifications

RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and

electrical requirements of the device.

5.1

RESET DC Electrical Characteristics

Table 10 provides the DC electrical characteristics for the RESET pins.

Table 8. SYS_CLK_IN AC Timing Specifications

Parameter

Symbol

Min

Typ

Max

Unit

Notes

SYS_CLK_IN frequency

fSYS_CLK_IN

—

66.67

MHz

1, 6

SYS_CLK_IN period

tSYS_CLK_IN

—

41.67

—

SYS_CLK_IN rise and fall time

tKH, tKL

0.6

1.2

SYS_CLK_IN duty cycle

tKHK/tSYS_CLK_IN

—

SYS_CLK_IN Jitter

—

±150

4, 5

Notes:

1. Caution: The system and core must not exceed their respective maximum or minimum operating frequencies.

2. Rise and fall times for SYS_CLK_IN are measured at 0.4 and 2.7 V.

3. Timing is guaranteed by design and characterization.

4. This represents the total input jitter—short term and long term—and is guaranteed by design.

5. The SYS_CLK_IN driver’s closed loop jitter bandwidth should be <500 kHz at –20 dB. The bandwidth must be set low to

allow cascade-connected PLL-based devices to track SYS_CLK_IN drivers with the specified jitter.

6. Spread spectrum is allowed up to 1% down-spread @ 33 kHz (max rate).

Parameter

Symbol

Min

Typ

Max

Unit

Notes

RTC_PIT_CLOCK frequency

fRTC_PIT_CLOCK

32768

—

RTC_PIT_CLOCK rise and fall time

tRTCH, tRTCL

1.5

—

μs—

RTC_PIT_CLOCK duty cycle

tRTCHK/tRTC_PIT_CLO

—

Table 10. RESET Pins DC Electrical Characteristics

Characteristic

Symbol

Condition

Min

Max

Unit

Input high voltage

VIH

—2.0

NVDD +0.3

Input low voltage

VIL

—

–0.3

0.8

Input current

IIN

0 V

≤ VIN ≤ NVDD

±5

μA

Output high voltage

VOH

IOH = –8.0 mA

2.4

—

MPC8308CVMAFDA 데이터시트(PDF) 8 Page - Freescale Semiconductor, Inc

MPC8308CVMAFDA 데이터시트(HTML) 8 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

데이터시트 다운로드

링크 URL