전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CAT310 데이터시트(PDF) 3 Page - ON Semiconductor

부품명 CAT310
상세설명  10 Channel Automotive LED Display Driver
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CAT310 데이터시트(HTML) 3 Page - ON Semiconductor

  CAT310 Datasheet HTML 1Page - ON Semiconductor CAT310 Datasheet HTML 2Page - ON Semiconductor CAT310 Datasheet HTML 3Page - ON Semiconductor CAT310 Datasheet HTML 4Page - ON Semiconductor CAT310 Datasheet HTML 5Page - ON Semiconductor CAT310 Datasheet HTML 6Page - ON Semiconductor CAT310 Datasheet HTML 7Page - ON Semiconductor CAT310 Datasheet HTML 8Page - ON Semiconductor CAT310 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
CAT310
http://onsemi.com
3
Electrical Operating Characteristics
Table 3. DC CHARACTERISTICS
(VCC = 5.0 V, −40°C ≤ TA ≤ 125°C, over recommended operating conditions unless specified otherwise.)
Symbol
Name
Conditions
Min
Typ
Max
Units
ISTBY
Standby Quiescent Current
Static input signal.
All outputs turned off.
1
10
mA
VOVP
VBATT Over Voltage
Protection Trigger threshold
17
19
21
V
VUVLO
VCC Under Voltage Lockout
Trigger threshold
1.7
2.5
V
RSW
Switch on resistance for OUT0 to OUT9
IO(n) = 30 mA
2
5
12
W
IO(n)LKG
OUT0 to OUT9 Output Switch Leakage
V(OUT(n)) = 15 V
0.1
10
mA
IXLAT
XLAT Internal Pull−down current
XLAT = VCC
XLAT = 0.3 V
4
1
10
3
30
6
mA
IBLANK
BLANK Internal Pull−up current
BLANK = 0 V
BLANK = VCC − 0.3 V
4
1
10
3
30
6
mA
VIH
VIL
Logic high input voltage
Logic low input voltage
0.3 VCC
0.7 VCC
V
IIL
Logic Input leakage current
(SCLK, SIN)
VI = VCC or GND
−5
0
5
mA
VOH
VOL
SOUT logic high output voltage
SOUT logic low output voltage
IOH = −1 mA
IOL = 1 mA
VCC −0.3 V
0.3
V
Table 4. SWITCHING CHARACTERISTICS
(VCC = 5.0 V, −40°C ≤ TA ≤ 125°C, over recommended operating conditions unless specified otherwise.)
Symbol
Name
Conditions
Min
Typ
Max
Units
SCLK
fSCLK
SCLK Clock Frequency
10
MHz
twh/wl
SCLK Pulse width
High or Low
30
ns
SIN
tsu
Setup time SIN to SCLK
10
ns
th
Hold time SIN to SCLK
10
ns
XLAT
tw
XLAT Pulse width
SIN to SCLK
20
ns
th
Hold time
SCLK to XLAT
20
ns
tr
SOUT rise time (10% to 90%)
CL = 15 pF
20
ns
tf
SOUT fall time (90% to 10%)
CL = 15 pF
15
ns
tpd
Propagation delay time
Blank ↑ to OUT(n)
25
ns
tpd
Propagation delay time
Blank ↓ to OUT(n)
25
ns
tpd
Propagation delay time
SCLK to SOUT
25
ns
1. All logic inputs contain Schmitt trigger inputs.



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com