전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC912XDP512F0MPVR 데이터시트(PDF) 338 Page - Freescale Semiconductor, Inc

부품명 PC912XDP512F0MPVR
상세설명  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 338 Page - Freescale Semiconductor, Inc

Back Button PC912XDP512F0MPVR Datasheet HTML 334Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 335Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 336Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 337Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 338Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 339Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 340Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 341Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 342Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 338 / 1348 page
background image
Chapter 7 Enhanced Capture Timer (S12ECT16B8CV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
338
Freescale Semiconductor
7.3.2.20
16-Bit Modulus Down-Counter FLAG Register (MCFLG)
Read: Anytime
Write only used in the flag clearing mechanism for bit 7. Writing a one to bit 7 clears the flag. Writing a
zero will not affect the current status of the bit.
NOTE
When TFFCA = 1, the flag cannot be cleared via the normal flag clearing
mechanism (writing a one to the flag). Reference Section 7.3.2.6, “Timer
System Control Register 1 (TSCR1)”.
All bits reset to zero.
Table 7-23. Modulus Counter Prescaler Select
MCPR1
MCPR0
Prescaler Division
00
1
01
4
10
8
11
16
76543210
R
MCZF
0
0
0
POLF3
POLF2
POLF1
POLF0
W
Reset
00000000
= Unimplemented or Reserved
Figure 7-42. 16-Bit Modulus Down-Counter FLAG Register (MCFLG)
Table 7-24. MCFLG Field Descriptions
Field
Description
7
MCZF
Modulus Counter Underflow Flag — The flag is set when the modulus down-counter reaches 0x0000.
The flag indicates when interrupt conditions have occurred. The flag can be cleared via the normal flag clearing
mechanism (writing a one to the flag) or via the fast flag clearing mechanism (Reference TFFCA bit in
Section 7.3.2.6, “Timer System Control Register 1 (TSCR1)”).
3:0
POLF[3:0]
First Input Capture Polarity Status — These are read only bits. Writes to these bits have no effect.
Each status bit gives the polarity of the first edge which has caused an input capture to occur after capture latch
has been read.
Each POLFx corresponds to a timer PORTx input.
0 The first input capture has been caused by a falling edge.
1 The first input capture has been caused by a rising edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com