| 전자부품 데이터시트 검색엔진 |
|
PC912XDP512F0MPVR 데이터시트(PDF) 696 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PC912XDP512F0MPVR 데이터시트(HTML) 696 Page - Freescale Semiconductor, Inc |
|
696 / 1348 page ![]() Chapter 19 S12X Debug (S12XDBGV2) Module MC9S12XDP512 Data Sheet, Rev. 2.21 698 Freescale Semiconductor 19.3.1.1 Debug Control Register 1 (DBGC1) Read: Anytime Write: Bits 7,1,0 anytime, Bit 6 can be written anytime but always reads back as 0. Bits 5:2 anytime DBG is not armed. NOTE When disarming the DBG by clearing ARM with software, the contents of bits[5:2] are not affected by the write, since up until the write operation, ARM=1 preventing these bits from being written. These bits must be cleared using a second write if required. 0x0029 DBGXAH R 0 Bit 22 21 20 19 18 17 Bit 16 W 0x002A DBGXAM R Bit 15 14 13 12 11 10 9 Bit 8 W 0x002B DBGXAL R Bit 7 654321 Bit 0 W 0x002C DBGXDH R Bit 15 14 13 12 11 10 9 Bit 8 W 0x002D DBGXDL R Bit 7 654321 Bit 0 W 0x002E DBGXDHM R Bit 15 14 13 12 11 10 9 Bit 8 W 0x002F DBGXDLM R Bit 7 654321 Bit 0 W 0x0020 76543210 R ARM 0 XGSBPE BDM DBGBRK COMRV W TRIG Reset 00000000 Figure 19-3. Debug Control Register (DBGC1) Address Register Name Bit 7 654321 Bit 0 = Unimplemented or Reserved Figure 19-2. DBG Register Summary (continued) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |