PC912XDP512F0MPVR datasheet(698/1348 Pages) FREESCALE

698 / 1348 page

Chapter 19 S12X Debug (S12XDBGV2) Module

MC9S12XDP512 Data Sheet, Rev. 2.21

700

Freescale Semiconductor

19.3.1.2

Debug Status Register (DBGSR)

Read: Anytime

Write: Never

Comparator B

DBGSCR2

Comparator C

DBGSCR3

Comparator D

DBGSCR3

0x0021

76543210

TBF

EXTF

SSF2

SSF1

SSF0

Reset

—

0000

POR

00000000

Unimplemented or Reserved

Figure 19-4. Debug Status Register (DBGSR)

Table 19-6. DBGSR Field Descriptions

Field

Description

TBF

Trace Buffer Full — The TBF bit indicates that the trace buffer has stored 64 or more lines of data since it was

last armed. If this bit is set, then all 64 lines will be valid data, regardless of the value of DBGCNT bits CNT[6:0].

The TBF bit is cleared when ARM in DBGC1 is written to a 1. The TBF is cleared by the power on reset

initialization. Other system generated resets have no affect on this bit

EXTF

External Tag Hit Flag — The EXTF bit indicates if a tag hit condition from an external TAGHI/TAGLO tag was

met since arming. This bit is cleared when ARM in DBGC1 is written to a 1.

0 External tag hit has not occurred

1 External tag hit has occurred

2–0

SSF[2:0}

State Sequencer Flag Bits — The SSF bits indicate in which state the state sequencer is currently in. During

a debug session on each transition to a new state these bits are updated. If the debug session is ended by

software clearing the ARM bit, then these bits retain their value to reﬂect the last state of the state sequencer

before disarming. If a debug session is ended by a breakpoint, then the state sequencer returns to state0 and

these bits are cleared to indicate that state0 was entered during the session. On arming the module the state

sequencer enters state1 and these bits are forced to SSF[2:0] = 001. See Table 19-7.

Table 19-7. SSF[2:0] — State Sequence Flag Bit Encoding

SSF[2:0]

Current State

000

State0 (disarmed)

001

State1

010

State2

011

State3

100

Final State

101,110,111

Reserved

Table 19-5. COMRV Encoding

COMRV

Visible Comparator

Visible State Control Register

PC912XDP512F0MPVR 데이터시트(PDF) 698 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 698 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL