PC912XDP512F0MPVR datasheet(1025/1348 Pages) FREESCALE

1025 / 1348 page

24.0.5.63 Port AD1 Reduced Drive Register 1 (RDR1AD1)

Read: Anytime.

Write: Anytime.

This register configures the drive strength of each PAD[7:0] output pin as either full or reduced. If

the port is used as input this bit is ignored.

24.0.5.64 Port AD1 Pull Up Enable Register 0 (PER0AD1)

Read: Anytime.

Write: Anytime.

This register activates a pull-up device on the respective PAD[15:8] pin if the port is used as input.

This bit has no effect if the port is used as output. Out of reset no pull-up device is enabled.

76543210

RDR1AD17

RDR1AD16

RDR1AD15

RDR1AD14

RDR1AD13

RDR1AD12

RDR1AD11

RDR1AD10

Reset

00000000

Figure 24-65. Port AD1 Reduced Drive Register 1 (RDR1AD1)

Table 24-57. RDR1AD1 Field Descriptions

Field

Description

7–0

RDR1AD1[7:0]

Reduced Drive Port AD1 Register 1

0 Full drive strength at output.

1 Associated pin drives at about 1/6 of the full drive strength.

76543210

PER0AD115 PER0AD114 PER0AD113 PER0AD112 PER0AD111 PER0AD110

PER0AD19

PER0AD18

Reset

00000000

Figure 24-66. Port AD1 Pull Up Enable Register 0 (PER0AD1)

Table 24-58. PER0AD1 Field Descriptions

Field

Description

7–0

PER0AD1[15:8]

Pull Device Enable Port AD1 Register 0

0 Pull-up device is disabled.

1 Pull-up device is enabled.

PC912XDP512F0MPVR 데이터시트(PDF) 1025 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 1025 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL