전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC912XDP512F0MPVR 데이터시트(PDF) 1042 Page - Freescale Semiconductor, Inc

부품명 PC912XDP512F0MPVR
상세설명  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 1042 Page - Freescale Semiconductor, Inc

Back Button PC912XDP512F0MPVR Datasheet HTML 1038Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 1039Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 1040Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 1041Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 1042Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 1043Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 1044Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 1045Page - Freescale Semiconductor, Inc PC912XDP512F0MPVR Datasheet HTML 1046Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1042 / 1348 page
background image
Chapter 25 2 Kbyte EEPROM Module (S12XEETX2KV1)
MC9S12XDP512 Data Sheet, Rev. 2.21
1044
Freescale Semiconductor
25.3.2.1
EEPROM Clock Divider Register (ECLKDIV)
The ECLKDIV register is used to control timed events in program and erase algorithms.
All bits in the ECLKDIV register are readable, bits 6–0 are write once and bit 7 is not writable.
25.3.2.2
RESERVED1
This register is reserved for factory testing and is not accessible.
All bits read 0 and are not writable.
25.3.2.3
RESERVED2
This register is reserved for factory testing and is not accessible.
76543210
R
EDIVLD
PRDIV8
EDIV5
EDIV4
EDIV3
EDIV2
EDIV1
EDIV0
W
Reset
00000000
= Unimplemented or Reserved
Figure 25-4. EEPROM Clock Divider Register (ECLKDIV)
Table 25-2. ECLKDIV Field Descriptions
Field
Description
7
EDIVLD
Clock Divider Loaded
0 Register has not been written.
1 Register has been written to since the last reset.
6
PRDIV8
Enable Prescalar by 8
0 The oscillator clock is directly fed into the ECLKDIV divider.
1 Enables a Prescalar by 8, to divide the oscillator clock before feeding into the clock divider.
5:0
EDIV[5:0]
Clock Divider Bits — The combination of PRDIV8 and EDIV[5:0] effectively divides the EEPROM module input
oscillator clock down to a frequency of 150 kHz – 200 kHz. The maximum divide ratio is 512. Please refer to
Section 25.4.1.1, “Writing the ECLKDIV Register” for more information.
76543210
R
00000000
W
Reset
00000000
= Unimplemented or Reserved
Figure 25-5. RESERVED1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com