PC912XDP512F0MPVR datasheet(1116/1348 Pages) FREESCALE

1116 / 1348 page

Chapter 27 512 Kbyte Flash Module (S12XFTX512K4V2)

MC9S12XDP512 Data Sheet, Rev. 2.21

1118

Freescale Semiconductor

27.3.2.5

Flash Protection Register (FPROT)

The FPROT register defines which Flash sectors are protected against program or erase operations.

All bits in the FPROT register are readable and writable with restrictions (see Section 27.3.2.5.1, “Flash

Protection Restrictions”) except for RNV[6] which is only readable.

During the reset sequence, the FPROT register is loaded from the Flash Conﬁguration Field at global

address 0x7F_FF0D. To change the Flash protection that will be loaded during the reset sequence, the

upper sector of the Flash memory must be unprotected, then the Flash Protect/Security byte located as

described in Table 27-1 must be reprogrammed.

Trying to alter data in any protected area in the Flash memory will result in a protection violation error and

the PVIOL ﬂag will be set in the FSTAT register. The mass erase of a Flash block is not possible if any of

the Flash sectors contained in the Flash block are protected.

Flash Block 2

Flash Block 3

76543210

FPOPEN

RNV6

FPHDIS

FPHS

FPLDIS

FPLS

Reset

FFFFF

= Unimplemented or Reserved

Figure 27-10. Flash Protection Register (FPROT)

Table 27-11. FPROT Field Descriptions

Field

Description

FPOPEN

Flash Protection Open — The FPOPEN bit determines the protection function for program or erase as shown

in Table 27-12.

0 The FPHDIS and FPLDIS bits deﬁne unprotected address ranges as speciﬁed by the corresponding

FPHS[1:0] and FPLS[1:0] bits. For an MCU without an EEPROM module, the FPOPEN clear state allows the

main part of the Flash block to be protected while a small address range can remain unprotected for EEPROM

emulation.

1 The FPHDIS and FPLDIS bits enable protection for the address range speciﬁed by the corresponding

FPHS[1:0] and FPLS[1:0] bits.

RNV6

Reserved Nonvolatile Bit — The RNV[6] bit should remain in the erased state for future enhancements.

FPHDIS

Flash Protection Higher Address Range Disable — The FPHDIS bit determines whether there is a

protected/unprotected area in a speciﬁc region of the Flash memory ending with global address 0x7F_FFFF.

0 Protection/Unprotection enabled.

1 Protection/Unprotection disabled.

4–3

FPHS[1:0]

Flash Protection Higher Address Size — The FPHS[1:0] bits determine the size of the protected/unprotected

area as shown inTable 27-13. The FPHS[1:0] bits can only be written to while the FPHDIS bit is set.

Table 27-10. Flash Register Bank Selects

BKSEL[1:0]

Selected Block

PC912XDP512F0MPVR 데이터시트(PDF) 1116 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 1116 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL