PC912XDP512F0MPVR datasheet(1197/1348 Pages) FREESCALE

1197 / 1348 page

Chapter 29 128 Kbyte Flash Module (S12XFTX128K1V1)

MC9S12XDP512 Data Sheet, Rev. 2.21

Freescale Semiconductor

1199

29.3.2.5

Flash Protection Register (FPROT)

The FPROT register defines which Flash sectors are protected against program or erase operations.

All bits in the FPROT register are readable and writable with restrictions (see Section 29.3.2.5.1, “Flash

Protection Restrictions”) except for RNV[6] which is only readable.

During the reset sequence, the FPROT register is loaded from the Flash Conﬁguration Field at global

address 0x7F_FF0D. To change the Flash protection that will be loaded during the reset sequence, the

upper sector of the Flash memory must be unprotected, then the Flash Protect/Security byte located as

described in Table 29-1 must be reprogrammed.

Trying to alter data in any protected area in the Flash memory will result in a protection violation error and

the PVIOL ﬂag will be set in the FSTAT register. The mass erase of a Flash block is not possible if any of

the Flash sectors contained in the Flash block are protected.

Table 29-8. FCNFG Field Descriptions

Field

Description

CBEIE

Command Buffer Empty Interrupt Enable — The CBEIE bit enables an interrupt in case of an empty command

buffer in the Flash module.

0 Command buffer empty interrupt disabled.

1 An interrupt will be requested whenever the CBEIF ﬂag (see Section 29.3.2.6, “Flash Status Register

(FSTAT)”) is set.

CCIE

Command Complete Interrupt Enable — The CCIE bit enables an interrupt in case all commands have been

completed in the Flash module.

0 Command complete interrupt disabled.

1 An interrupt will be requested whenever the CCIF ﬂag (see Section 29.3.2.6, “Flash Status Register (FSTAT)”)

is set.

KEYACC

Enable Security Key Writing

0 Flash writes are interpreted as the start of a command write sequence.

1 Writes to Flash array are interpreted as keys to open the backdoor. Reads of the Flash array return invalid

data.

76543210

FPOPEN

RNV6

FPHDIS

FPHS

FPLDIS

FPLS

Reset

FFFFF

= Unimplemented or Reserved

Figure 29-8. Flash Protection Register (FPROT)

PC912XDP512F0MPVR 데이터시트(PDF) 1197 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 1197 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL