| 전자부품 데이터시트 검색엔진 |
|
PC912XDP512F0MPVR 데이터시트(PDF) 1281 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PC912XDP512F0MPVR 데이터시트(HTML) 1281 Page - Freescale Semiconductor, Inc |
|
1281 / 1348 page ![]() Appendix A Electrical Characteristics MC9S12XDP512 Data Sheet, Rev. 2.21 Freescale Semiconductor 1283 Table A-29. Example 1b: Normal Expanded Mode Timing VDD35 = 5.0 V (EWAITE = 1) No. C Characteristic Symbol 2 Stretch Cycles 3 Stretch Cycles Unit Min Max Min Max — — Frequency of internal bus fi D.C. 40.0 D.C. 40.0 MHz — — Internal cycle time tcyc 25 ∞ 25 ∞ ns — — Frequency of external bus fo D.C. 13.3 D.C. 10.0 MHz — — External cycle time (selected by EXSTR) tcyce 75 ∞ 100 ∞ ns 1 — External cycle time (EXSTR+1EWAIT) tcycew 100 ∞ 125 ∞ ns 2D Address1 valid to RE fall 1 Includes the following signals: ADDRx, UDS, LDS, and CSx. tADRE 5—5— ns 3D Pulse width, RE 2 2 Affected by EWAIT. PWRE 85 — 110 — ns 4D Address1 valid to WE fall tADWE 5—5— ns 5D Pulse width, WE2 PWWE 73 — 98 — ns 6 D Read data setup time (if ITHRS = 0) tDSR 24 — 24 — ns D Read data setup time (if ITHRS = 1) tDSR 28 — 28 — ns 7 D Read data hold time tDHR 0—0— ns 8 D Read enable access time tACCR 71 — 86 — ns 9 D Write data valid to WE fall tWDWE 7—7— ns 10 D Write data setup time tDSW 81 — 106 — ns 11 D Write data hold time tDHW 8—8— ns 12 D Address to EWAIT fall tADWF 0 20 0 45 ns 13 D Address to EWAIT rise tADWR 37 47 62 72 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |