2-CHANNEL

H-BRIDGE

BTL MODE

Output

H-Bridge 2

Hardwire

Over-

Current

Limit

8

PVDD

PowerSupply

Decoupling

GVDD, VDD,

& VREG

PowerSupply

Decoupling

SYSTEM

Power

Supplies

PVDD

GVDD (12V)/VDD (12V)

GND

50V

12V

GND

VAC

Bootstrap

Caps

BST_C

BST_D

2

L-COutput

Filterfor

each

H-Bridge

OUT_C

OUT_D

Bootstrap

Caps

BST_A

BST_B

INPUT_A

2

L-COutput

Filterfor

each

H-Bridge

OUT_A

OUT_B

8

4

Output

H-Bridge 1

Input

H-Bridge 1

INPUT_B

M2

M1

M3

Hardwire

Mode

Control

Input

H-Bridge 2

INPUT_C

INPUT_D

Caps for

External

Filtering

&

Startup/Stop

System

microcontroller

PWM_A

PWM_B

PWM_C

PWM_D

2

2

2

2

(2)

TAS5518/

TAS5508/

TAS5086

I2C

Left-

Channel

Output

Right-

Channel

Output

VALID

/RESET

/AMP RESET

*NOTE1

*NOTE1: Logic ANDinoroutsidemicrocontroller

TAS5616

SLAS596B – JUNE 2009 – REVISED JANUARY 2010

www.ti.com

TERMINAL FUNCTIONS (continued)

TERMINAL

DESCRIPTION

PHD

DKD

NAME

NO.

NO.

Power supply for digital voltage regulator requires a 10-mF capacitor in parallel with a 0.1-mF

VDD

64

2

P

capacitor to GND for decoupling.

VI_CM

6

8

O

Analog comparator reference input requires close decoupling of 4.7 mF to AGND

VREG

9

11

P

Digital regulator supply filter pin requires 0.1-mF capacitor to AGND

TYPICAL SYSTEM BLOCK DIAGRAM

6

Submit Documentation Feedback

Copyright © 2009–2010, Texas Instruments Incorporated

Product Folder Link(s) :TAS5616