TAS5616

www.ti.com

SLAS596B – JUNE 2009 – REVISED JANUARY 2010

MODE SELECTION PINS

MODE PINS

ANALOG

OUTPUT

DESCRIPTION

CONFIGURATION

M3

M2

M1

0

0

0

2N

2 × BTL

AD mode

0

0

1

—

—

Reserved

0

1

0

2N

2 × BTL

BD mode

0

1

1

1N

1 × BTL +2 × SE

AD mode

1

0

0

1N

4 × SE

AD mode

1

0

1

2N

1 × PBTL

0

0

AD mode

1

0

BD mode

1

1

0

Reserved

1

1

1

(1)

The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode.

(2)

INPUT_C and D are used to select between a subset of AD and BD mode operations in PBTL mode (1=VREG and 0=AGND)..

PACKAGE HEAT DISSIPATION RATINGS

(1)

PARAMETER

TAS5616PHD

TAS5616DKD

3.63

2.52

5.95

3.22

9.9

6.9

(1)

(2)

PACKAGE

DESCRIPTION

0°C–70°C

TAS5616PHD

64 pin HTQFP

0°C–70°C

TAS5616DKD

44 pin PSOP3

(1)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

website at www.ti.com.

Copyright © 2009–2010, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Link(s) :TAS5616