전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS1500-FSZ 데이터시트(PDF) 11 Page - Cirrus Logic

부품명 CS1500-FSZ
상세설명  Digital Power Factor Correction IC
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS1500-FSZ 데이터시트(HTML) 11 Page - Cirrus Logic

Back Button CS1500-FSZ Datasheet HTML 7Page - Cirrus Logic CS1500-FSZ Datasheet HTML 8Page - Cirrus Logic CS1500-FSZ Datasheet HTML 9Page - Cirrus Logic CS1500-FSZ Datasheet HTML 10Page - Cirrus Logic CS1500-FSZ Datasheet HTML 11Page - Cirrus Logic CS1500-FSZ Datasheet HTML 12Page - Cirrus Logic CS1500-FSZ Datasheet HTML 13Page - Cirrus Logic CS1500-FSZ Datasheet HTML 14Page - Cirrus Logic CS1500-FSZ Datasheet HTML 15Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
CS1500
DS849A7
11
Jul ?$shortyear>
CONFIDENTIAL
greater than the peak of the line voltage (Vrect(pk)). The
maximum response time of open/short loop protection for RFB
is about 150
μs in the CS1500.
If the PFC input sense resistor RAC fails (open or short to
GND), the current reference signal supplied to the IC on pin
IAC falls to zero. This failure is equivalent to a brownout
condition and will be handled by the brownout protection
mechanism described in Section 3.8.
3.12 Overcurrent Limiting
Boost inductor saturation is a fatal condition for a PFC
converter. To prevent inductor current saturation conditions,
the IC utilizes a proprietary digital algorithm that keeps the
boost inductor current away from its saturation current. The
boost inductor should be designed for full load, minimal line
voltage, maximum switching frequency, and with enough
margin to prevent saturation in normal operation mode.
3.13 Standby (STBY) Function
The standby (STBY) pin provides a means by which an
external signal can cause the CS1500 to enter into a non-
operating, low-power state. The STBY input is intended to be
driven by an open-collector/open-drain device. Internal to the
pin, there is a pull-up resistor connected to the VDD pin as
shown in Figure 20. Since the pull-up resistor has a high
impedance, the user may need to provide a filter capacitor (up
to 1000 pF) on this pin.
Figure 20. STBY Pin Connection
When the STBY pin is not used, it is recommended that the pin
be tied to VDD (pulled high).
<1 nF
600 k
Ω
See Text
VDD
STBY
GND
CS1500



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com