 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
XIO2001IPNP 데이터시트(PDF) 93 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
XIO2001IPNP 데이터시트(HTML) 93 Page - Texas Instruments |
|
|
93 / 131 page  XIO2001 www.ti.com SCPS212D – MAY 2009 – REVISED JANUARY 2010 5.4 Uncorrectable Error Mask Register The uncorrectable error mask register controls the reporting of individual errors as they occur. When a mask bit is set to 1b, the corresponding error status bit is not set, PCI Express error messages are blocked, the header log is not loaded, and the first error pointer is not updated. See Table 5-3 for a complete description of the register contents. PCI Express extended register offset: 108h Register type: Read-only, Read/Write Default value: 0000h BIT NUMBER 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Table 5-3. Uncorrectable Error Mask Register Description BIT FIELD NAME ACCESS DESCRIPTION 31:22 RSVD R Reserved. Returns 000 0000 0000b when read. 21 ACS_VIOLATION_MASK RW ACS Violation mask. Not supported, this bit returns 0b when read. 20(1) UR_ERROR_MASK RW Unsupported request error mask 0 = Error condition is unmasked (default) 1 = Error condition is masked 19 (1) ECRC_ERROR_MASK RW Extended CRC error mask 0 = Error condition is unmasked (default) 1 = Error condition is masked 18 (1) MAL_TLP_MASK RW Malformed TLP mask 0 = Error condition is unmasked (default) 1 = Error condition is masked 17 (1) RX_OVERFLOW_MASK RW Receiver overflow mask 0 = Error condition is unmasked (default) 1 = Error condition is masked 16 (1) UNXP_CPL_MASK RW Unexpected completion mask 0 = Error condition is unmasked (default) 1 = Error condition is masked 15 (1) CPL_ABORT_MASK RW Completer abort mask 0 = Error condition is unmasked (default) 1 = Error condition is masked 14 (1) CPL_TIMEOUT_MASK RW Completion time-out mask 0 = Error condition is unmasked (default) 1 = Error condition is masked 13 (1) FC_ERROR_MASK RW Flow control error mask 0 = Error condition is unmasked (default) 1 = Error condition is masked 12 (1) PSN_TLP_MASK RW Poisoned TLP mask 0 = Error condition is unmasked (default) 1 = Error condition is masked 11:6 RSVD R Reserved. Returns 000 0000b when read. 5 SD_ERROR_MASK R SD error mask. Not supported, returns 0b when read. 4 (1) DLL_ERROR_MASK RW Data link protocol error mask 0 = Error condition is unmasked (default) 1 = Error condition is masked (1) These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. Copyright © 2009–2010, Texas Instruments Incorporated PCI Express Extended Configuration Space 93 Submit Documentation Feedback Product Folder Link(s): XIO2001 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
