 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
XIO2001IPNP 데이터시트(PDF) 99 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
XIO2001IPNP 데이터시트(HTML) 99 Page - Texas Instruments |
|
|
99 / 131 page  XIO2001 www.ti.com SCPS212D – MAY 2009 – REVISED JANUARY 2010 5.11 Secondary Uncorrectable Error Mask Register The secondary uncorrectable error mask register controls the reporting of individual errors as they occur. When a mask bit is set to 1b, the corresponding error status bit is not set, PCI Express error messages are blocked, the header log is not loaded, and the first error pointer is not updated. See Table 5-9 for a complete description of the register contents. PCI Express extended register offset: 130h Register type: Read-only, Read/Write Default value: 0000 17A8h BIT NUMBER 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 1 0 1 1 1 1 0 1 0 1 0 0 0 Table 5-9. Secondary Uncorrectable Error Mask Register Description BIT FIELD NAME ACCESS DESCRIPTION 31:14 RSVD R Reserved. Returns 00 0000 0000 0000 0000b when read. 13(1) INTERNAL_ERROR_MASK RW Internal bridge error. This mask bit is associated with a PCI-X error and has no effect on the bridge. 12 (1) SERR_DETECT_MASK RW SERR assertion detected 0 = Error condition is unmasked 1 = Error condition is masked (default) 11 (1) PERR_DETECT_MASK RW PERR assertion detectedi 0 = Error condition is unmasked 1 = Error condition is masked (default) 10 (1) DISCARD_TIMER_MASK RW Delayed transaction discard timer expired 0 = Error condition is unmasked 1 = Error condition is masked (default) 9 (1) UNCOR_ADDR_MASK RW Uncorrectable address error 0 = Error condition is unmasked 1 = Error condition is masked (default) 8 (1) UNCOR_ATTRIB_MASK RW Uncorrectable attribute error. This mask bit is associated with a PCI-X error and has no effect on the bridge. 7 (1) UNCOR_DATA_MASK RW Uncorrectable data error 0 = Error condition is unmasked 1 = Error condition is masked (default) 6(1) UNCOR_SPLTMSG_MASK RW Uncorrectable split completion message data error. This mask bit is associated with a PCI-X error and has no effect on the bridge. 5 (1) SC_ERROR_MASK RW Unexpected split completion error. This mask bit is associated with a PCI-X error and has no effect on the bridge. 4 RSVD R Reserved. Returns 0b when read. 3 (1) MASTER_ABORT_MASK RW Received master abort 0 = Error condition is unmasked 1 = Error condition is masked (default) 2 (1) TARGET_ABORT_MASK RW Received target abort 0 = Error condition is unmasked 1 = Error condition is masked (default) 1 (1) MABRT_SPLIT_MASK RW Master abort on split completion. This mask bit is associated with a PCI-X error and has no effect on the bridge. 0 TABRT_SPLIT_MASK R Target abort on split completion. This mask bit is associated with a PCI-X error and has no effect on the bridge. (1) These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. Copyright © 2009–2010, Texas Instruments Incorporated PCI Express Extended Configuration Space 99 Submit Documentation Feedback Product Folder Link(s): XIO2001 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
