| 전자부품 데이터시트 검색엔진 |
|
AT90PWM3 데이터시트(PDF) 173 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90PWM3 데이터시트(HTML) 173 Page - ATMEL Corporation |
|
173 / 361 page ![]() 173 4317J–AVR–08/10 AT90PWM2/3/2B/3B 17. Serial Peripheral Interface – SPI The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the AT90PWM2/2B/3/3B and peripheral devices or between several AVR devices. The AT90PWM2/2B/3/3B SPI includes the following features: 17.1 Features • Full-duplex, Three-wire Synchronous Data Transfer • Master or Slave Operation • LSB First or MSB First Data Transfer • Seven Programmable Bit Rates • End of Transmission Interrupt Flag • Write Collision Flag Protection • Wake-up from Idle Mode • Double Speed (CK/2) Master SPI Mode Figure 17-1. SPI Block Diagram (1) Note: 1. Refer to Figure 3-1 on page 3, and Table 11-3 on page 68 for SPI pin placement. The interconnection between Master and Slave CPUs with SPI is shown in Figure 17-2. The sys- tem consists of two shift Registers, and a Master clock generator. The SPI Master initiates the communication cycle when pulling low the Slave Select SS pin of the desired Slave. Master and Slave prepare the data to be sent in their respective shift Registers, and the Master generates DIVIDER /2/4/8/16/32/64/128 clk IO MISO MISO _A MOSI MOSI _A SCK SCK _A SS SS_A SPIPS |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |