전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT25DF641A 데이터시트(PDF) 39 Page - ATMEL Corporation

부품명 AT25DF641A
상세설명  64-Mbit 2.7V Minimum Serial Peripheral Interface Serial Flash Memory
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT25DF641A 데이터시트(HTML) 39 Page - ATMEL Corporation

Back Button AT25DF641A Datasheet HTML 35Page - ATMEL Corporation AT25DF641A Datasheet HTML 36Page - ATMEL Corporation AT25DF641A Datasheet HTML 37Page - ATMEL Corporation AT25DF641A Datasheet HTML 38Page - ATMEL Corporation AT25DF641A Datasheet HTML 39Page - ATMEL Corporation AT25DF641A Datasheet HTML 40Page - ATMEL Corporation AT25DF641A Datasheet HTML 41Page - ATMEL Corporation AT25DF641A Datasheet HTML 42Page - ATMEL Corporation AT25DF641A Datasheet HTML 43Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 57 page
background image
39
8693A–DFLASH–8/10
Atmel AT25DF641A [Preliminary]
Figure 11-2. Write Status Register Byte 1
11.3
Write Status Register Byte 2
The Write Status Register Byte 2 command is used to modify the RSTE and SLE bits of the Sta-
tus Register. Using the Write Status Register Byte 2 command is the only way to modify the
RSTE and SLE bits in the Status Register during normal device operation, and the SLE bit can
only be modified if the sector lockdown state has not been frozen. Before the Write Status Reg-
ister Byte 2 command can be issued, the Write Enable command must have been previously
issued to set the WEL bit in the Status Register to a logical “1”.
To issue the Write Status Register Byte 2 command, the CS pin must first be asserted and the
opcode of 31h must be clocked into the device followed by one byte of data. The one byte of
data consists of three don’t care bits, the RSTE bit value, the SLE bit value, and three additional
don’t care bits (see Table 11-4). Any additional data bytes that are sent to the device will be
ignored. When the CS pin is deasserted, the RSTE and SLE bits in the Status Register will be
modified, and the WEL bit in the Status Register will be reset back to a logical “0”. The SLE bit
will only be modified if the Freeze Sector Lockdown State command has not been previously
issued.
The complete one byte of data must be clocked into the device before the CS pin is deasserted,
and the CS pin must be deasserted on even byte boundaries (multiples of eight bits); otherwise,
the device will abort the operation, the state of the RSTE and SLE bits will not change, and the
WEL bit in the Status Register will be reset back to the logical “0” state.
SCK
CS
SI
SO
MSB
23
1
0
0000000
67
5
4
OPCODE
10 11
9
814 15
13
12
1
MSB
DXD D D D X X
STATUS REGISTER IN
BYTE 1
HIGH-IMPEDANCE
Table 11-4.
Write Status Register Byte 2 Format
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
X
X
X
RSTE
SLE
X
X
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com