AT25DF641A datasheet(4/57 Pages) ATMEL

4 / 57 page

8693A–DFLASH–8/10

Atmel AT25DF641A [Preliminary]

HOLD

HOLD: The HOLD pin is used to temporarily pause serial communication without

deselecting or resetting the device. While the HOLD pin is asserted, transitions on the SCK

pin and data on the SI pin will be ignored, and the SO pin will be in a high-impedance state.

The CS pin must be asserted, and the SCK pin must be in the low state in order for a Hold

condition to start. A Hold condition pauses serial communication only and does not have an

effect on internally self-timed operations such as a program or erase cycle. Please refer to

“Hold” on page 44 for additional details on the Hold operation.

The HOLD pin is internally pulled-high and may be left floating if the Hold function will not be

used. However, it is recommended that the HOLD pin also be externally connected to V

whenever possible.

Low

Input

DEVICE POWER SUPPLY: The V

CC pin is used to supply the source voltage to the device.

Operations at invalid V

CC voltages may produce spurious results and should not be

attempted.

-Power

GND

GROUND: The ground reference for the power supply. GND should be connected to the

system ground.

-Power

Figure 2-1.

8-SOIC (Top View)

Figure 2-2.

8-UDFN (Top View)

Table 2-1.

Pin Descriptions (Continued)

Symbol

Name and Function

Asserted

State

Type

GND

VCC

HOLD

SCK

SO (SOI)

GND

VCC

HOLD

SCK

SI (SIO)

AT25DF641A 데이터시트(PDF) 4 Page - ATMEL Corporation

AT25DF641A 데이터시트(HTML) 4 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

데이터시트 다운로드

링크 URL