전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MB90F474LPFV 데이터시트(PDF) 69 Page - fujitsu semiconductor

부품명 MB90F474LPFV
상세설명  16-Bit Proprietary Microcontroller
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FUJITSU [fujitsu semiconductor]
홈페이지  
Logo FUJITSU - fujitsu semiconductor

MB90F474LPFV 데이터시트(HTML) 69 Page - fujitsu semiconductor

Back Button MB90F474LPFV Datasheet HTML 65Page - fujitsu semiconductor MB90F474LPFV Datasheet HTML 66Page - fujitsu semiconductor MB90F474LPFV Datasheet HTML 67Page - fujitsu semiconductor MB90F474LPFV Datasheet HTML 68Page - fujitsu semiconductor MB90F474LPFV Datasheet HTML 69Page - fujitsu semiconductor MB90F474LPFV Datasheet HTML 70Page - fujitsu semiconductor MB90F474LPFV Datasheet HTML 71Page - fujitsu semiconductor MB90F474LPFV Datasheet HTML 72Page - fujitsu semiconductor MB90F474LPFV Datasheet HTML 73Page - fujitsu semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 118 page
background image
MB90470 Series
69
(3) Clock Signal Supply Map
4
4
3
X0A
X1A
X0
HCLK
MCLK
UART
I/O expansion
serial interface
2 ch
SCLK
Clock selector
PCLK
X1
φ
12
34
PPG0, PPG1
PPG2, PPG3
PPG4, PPG5
TIN0
TOT0
SCK0, SIN0
SOT0
SCK1, SCK2,
SOT1, SOT2
FRCK
Clock generator ratio
Peripheral function
Watchdog timer
8/16-bit PPG timer 0
8/16-bit PPG timer 1
8/16-bit PPG timer 2
16-bit reload timer
8/16-bit U/D counter
Chip select
16-bit output compare
16-bit free-run timer
16-bit input capture
10-bit A/D converter
External interrupt
Watch timer
Time base timer
PLL
multiplier circuit
pin
pin
pin
pin
Sub-clock
generator
circuit
System clock
generator
circuit
pin
pin
pin
pin
pin
pin
pin
pin
pin
pin
pin
IN0, IN1
pin
Divide by 4
Divide by 2
I2C interface
Oscillator stabilization
wait control
16-bit PWC 3ch
SIN1, SIN2
pin
CS0, CS1,
pin
CS2, CS3
AIN0, AIN1
BIN0, BIN1
ZIN0, ZIN1
OUT0, OUT1,OUT2,
OUT3, OUT4, OUT5
IRQ0 to IRQ7
pin
IN0, IN1
pin
PWC1, PWC2, PWC3
pin
SCL, SDA
pin
AN0 to AN7, ADTG
pin
pin
MT00, MT01
HCLK : Oscillator clock
MCLK : Main clock
SCLK : Sub-clock
PCLK : PLL clock
φ
: Machine clock
CPU,
µDMA
µPG



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com