전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74LVC2T45GD 데이터시트(PDF) 15 Page - NXP Semiconductors

부품명 74LVC2T45GD
상세설명  Dual supply translating transceiver; 3-state
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LVC2T45GD 데이터시트(HTML) 15 Page - NXP Semiconductors

Back Button 74LVC2T45GD Datasheet HTML 11Page - NXP Semiconductors 74LVC2T45GD Datasheet HTML 12Page - NXP Semiconductors 74LVC2T45GD Datasheet HTML 13Page - NXP Semiconductors 74LVC2T45GD Datasheet HTML 14Page - NXP Semiconductors 74LVC2T45GD Datasheet HTML 15Page - NXP Semiconductors 74LVC2T45GD Datasheet HTML 16Page - NXP Semiconductors 74LVC2T45GD Datasheet HTML 17Page - NXP Semiconductors 74LVC2T45GD Datasheet HTML 18Page - NXP Semiconductors 74LVC2T45GD Datasheet HTML 19Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 36 page
background image
74LVC_LVCH2T45
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 4 — 20 August 2010
15 of 36
NXP Semiconductors
74LVC2T45; 74LVCH2T45
Dual supply translating transceiver; 3-state
[1]
tPZH and tPZL are calculated values using the formula shown in Section 14.4 “Enable times”.
12. Waveforms
tPZH
OFF-statetoHIGH
propagation delay
DIR to A
[1]
-
26.1
-
20.9
-
13.5
-
12.6
-
9.3
ns
DIR to B
[1]
-
22.4
-
20.8
-
12.4
-
10.1
-
8.4
ns
tPZL
OFF-state to LOW
propagation delay
DIR to A
[1]
-
31.0
-
25.5
-
15.8
-
13.2
-
10.2
ns
DIR to B
[1]
-
22.9
-
19.5
-
12.9
-
11.0
-
9.9
ns
Table 13.
Dynamic characteristics for temperature range
−40 °C to +125 °C …continued
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8.
Symbol Parameter
Conditions
VCC(B)
Unit
1.5 V
± 0.1 V 1.8 V ± 0.15 V 2.5 V ± 0.2 V 3.3 V ± 0.3 V 5.0 V ± 0.5 V
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Measurement points are given in Table 14.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig 7.
The data input (A, B) to output (B, A) propagation delay times
001aaj644
nA, nB input
nB, nA output
tPLH
tPHL
GND
VI
VOH
VM
VM
VOL
Measurement points are given in Table 14.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig 8.
Enable and disable times
001aae968
tPZL
tPZH
tPHZ
tPLZ
GND
GND
VI
VCCO
VOL
VOH
VM
VM
VM
VX
VY
outputs
disabled
outputs
enabled
outputs
enabled
output
LOW-to-OFF
OFF-to-LOW
output
HIGH-to-OFF
OFF-to-HIGH
DIR input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com