| 전자부품 데이터시트 검색엔진 |
|
ST72101 데이터시트(PDF) 28 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72101 데이터시트(HTML) 28 Page - STMicroelectronics |
|
28 / 85 page ![]() Obsolete Product(s) - Obsolete Product(s) 28/85 ST72101/ST72212/ST72213 I/O PORTS (Cont’d) 5.1.4 Register Description 5.1.4.1 Data registers Port A Data Register (PADR) Port B Data Register (PBDR) Port C Data Register (PCDR) Read /Write Reset Value: 0000 0000 (00h) Bit 7:0 = D7-D0 Data Register 8 bits. The DR register has a specific behaviour accord- ing to the selected input/output configuration. Writ- ing the DR register is always taken in account even if the pin is configured as an input. Reading the DR register returns either the DR register latch content (pin configured as output) or the digital val- ue applied to the I/O pin (pin configured as input). 5.1.4.2 Data direction registers Port A Data Direction Register (PADDR) Port B Data Direction Register (PBDDR) Port C Data Direction Register (PCDDR) Read/Write Reset Value: 0000 0000 (00h) (input mode) Bit 7:0 = DD7-DD0 Data Direction Register 8 bits. The DDR register gives the input/output direction configuration of the pins. Each bit is set and cleared by software. 0: Input mode 1: Output mode 5.1.4.3 Option registers Port A Option Register (PAOR) Port B Option Register (PBOR) Port C Option Register (PCOR) Read/Write Reset Value: 0000 0000 (00h) (no interrupt) Bit 7:0 = O7-O0 Option Register 8 bits. For specific I/O pins, this register is not implement- ed. In this case the DDR register is enough to se- lect the I/O pin configuration. The OR register allow to distinguish: in input mode if the interrupt capability or the floating configura- tion is selected, in output mode if the push-pull or open drain configuration is selected. Each bit is set and cleared by software. Input mode: 0: floating input 1: input interrupt with or without pull-up Output mode (only for PB0:PB7, PC0:PC5): 0: output open drain (with P-Buffer inactivated) 1: output push-pull Output mode (only for PA0:PA7): 0: output open drain 1: reserved 70 D7 D6 D5 D4 D3 D2 D1 D0 70 DD7 DD6 DD5 DD4 DD3 DD2 DD1 DD0 70 O7 O6 O5 O4 O3 O2 O1 O0 28 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |