전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

82G33 데이터시트(PDF) 69 Page - Intel Corporation

부품명 82G33
상세설명  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 데이터시트(HTML) 69 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 65Page - Intel Corporation 82G33 Datasheet HTML 66Page - Intel Corporation 82G33 Datasheet HTML 67Page - Intel Corporation 82G33 Datasheet HTML 68Page - Intel Corporation 82G33 Datasheet HTML 69Page - Intel Corporation 82G33 Datasheet HTML 70Page - Intel Corporation 82G33 Datasheet HTML 71Page - Intel Corporation 82G33 Datasheet HTML 72Page - Intel Corporation 82G33 Datasheet HTML 73Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 437 page
background image
System Address Map
Datasheet
69
3.8.3
SMM Space Combinations
When High SMM is enabled (G_SMRAME=1 and H_SMRAM_EN=1) the Compatible
SMM space is effectively disabled. Processor-originated accesses to the Compatible
SMM space are forwarded to PCI Express if VGAEN=1 (also depends on MDAP);
otherwise, they are forwarded to the DMI Interface. PCI Express and DMI Interface
originated accesses are never allowed to access SMM space.
Table 3-6. SMM Space
Global Enable
G_SMRAME
High Enable
H_SMRAM_EN
TSEG Enable
TSEG_EN
Compatible
(C) Range
High (H)
Range
TSEG (T)
Range
0
X
X
Disable
Disable
Disable
1
0
0
Enable
Disable
Disable
1
0
1
Enable
Disable
Enable
1
1
0
Disabled
Enable
Disable
1
1
1
Disabled
Enable
Enable
3.8.4
SMM Control Combinations
The G_SMRAME bit provides a global enable for all SMM memory. The D_OPEN bit
allows software to write to the SMM ranges without being in SMM mode. BIOS
software can use this bit to initialize SMM code at powerup. The D_LCK bit limits the
SMM range access to only SMM mode accesses. The D_CLS bit causes SMM (both
CSEG and TSEG) data accesses to be forwarded to the DMI Interface or PCI Express.
The SMM software can use this bit to write to video memory while running SMM code
out of DRAM.
3.8.5
SMM Space Decode and Transaction Handling
Only the processor is allowed to access SMM space. PCI Express and DMI Interface
originated transactions are not allowed to SMM space.
3.8.6
Processor WB Transaction to an Enabled SMM Address
Space
Processor Writeback transactions (REQa[1]# = 0) to enabled SMM Address Space
must be written to the associated SMM DRAM even though D_OPEN=0 and the
transaction is not performed in SMM mode. This ensures SMM space cache coherency
when cacheable extended SMM space is used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com