82G33 datasheet(44/437 Pages) INTEL

44 / 437 page

Signal Description

Datasheet

2.7

Analog Display Signals (Intel® 82Q33, GMCH,

82Q33 GMCH, and 82G33 GMCH Only)

Signal Name

Type

Description

CRT_RED

RED Analog Video Output: This signal is a CRT Analog

video output from the internal color palette DAC. The DAC is

designed for a 37.5 ohm routing impedance, but the

terminating resistor to ground will be 75 ohms (e.g., 75 ohm

resistor on the board, in parallel with a 75 ohm CRT load).

CRT_REDB

RED# Analog Output: This signal is an analog video output

from the internal color palette DAC. It should be shorted to

the ground plane.

CRT_GREEN

GREEN Analog Video Output: This signal is a CRT Analog

video output from the internal color palette DAC. The DAC is

designed for a 37.5 ohm routing impedance, but the

terminating resistor to ground will be 75 ohms (e.g., 75 ohm

resistor on the board, in parallel with a 75 ohm CRT load).

CRT_GREENB

GREEN# Analog Output: This signal is an analog video

output from the internal color palette DAC. It should be

shorted to the ground plane.

CRT_BLUE

BLUE Analog Video Output: This signal is a CRT Analog

video output from the internal color palette DAC. The DAC is

designed for a 37.5 ohm routing impedance, but the

terminating resistor to ground will be 75 ohms (e.g., 75 ohm

resistor on the board, in parallel with a 75 ohm CRT load).

CRT_BLUEB

BLUE# Analog Output: This signal is an analog video

output from the internal color palette DAC. It should be

shorted to the ground plane.

CRT_IREF

I/O

Resistor Set: Set point resistor for the internal color palette

DAC.

CRT_HSYNC

HVCMOS

CRT Horizontal Synchronization: This signal is used as

the horizontal sync (polarity is programmable) or “sync

interval”, 3.3 V output

CRT_VSYNC

HVCMOS

CRT Vertical Synchronization: This signal is used as the

vertical sync (polarity is programmable) 3.3 V output.

CRT_DDC_CLK

I/O

COD

Monitor Control Clock: This signal may be used as the

DDC_CLK for a secondary multiplexed digital display

connector.

CRT_DDC_DATA

I/O

COD

Monitor Control Data: This signal may be used as the

DDC_Data for a secondary multiplexed digital display

connector.

82G33 데이터시트(PDF) 44 Page - Intel Corporation

82G33 데이터시트(HTML) 44 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL