전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

D201GLY 데이터시트(PDF) 18 Page - Intel Corporation

부품명 D201GLY
상세설명  Technical Product Specification
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

D201GLY 데이터시트(HTML) 18 Page - Intel Corporation

Back Button D201GLY Datasheet HTML 14Page - Intel Corporation D201GLY Datasheet HTML 15Page - Intel Corporation D201GLY Datasheet HTML 16Page - Intel Corporation D201GLY Datasheet HTML 17Page - Intel Corporation D201GLY Datasheet HTML 18Page - Intel Corporation D201GLY Datasheet HTML 19Page - Intel Corporation D201GLY Datasheet HTML 20Page - Intel Corporation D201GLY Datasheet HTML 21Page - Intel Corporation D201GLY Datasheet HTML 22Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 76 page
background image
Intel Desktop Board D201GLY Technical Product Specification
18
1.5.3
IDE Support
The board provides one parallel ATA IDE connector that supports two devices.
1.5.3.1
Parallel ATA IDE Interface
The D201GLY board has one bus-mastering Parallel ATA IDE interface. The Parallel
ATA IDE interface supports the following modes:
•
Programmed I/O (PIO): processor controls data transfer.
•
8237-style DMA: DMA offloads the processor, supporting transfer rates of up to
16 MB/sec.
•
Ultra DMA: DMA protocol on IDE bus supporting host and target throttling and
transfer rates of up to 33 MB/sec.
•
ATA-66: DMA protocol on IDE bus supporting host and target throttling and
transfer rates of up to 66 MB/sec. ATA-66 protocol is similar to Ultra DMA and is
device driver compatible.
•
ATA-100: DMA protocol on IDE bus allows host and target throttling. The
SiS964L’s ATA-100 logic can achieve read transfer rates up to 100 MB/sec and write
transfer rates up to 88 MB/sec.
NOTE
ATA-66 and ATA-100 are faster timings and require a specialized cable to reduce
reflections, noise, and inductive coupling.
The Parallel ATA IDE interface also supports ATAPI devices (such as CD-ROM drives)
and ATA devices using the transfer modes.
For information about
Refer to
The location of the Parallel ATA IDE connector
Figure 7, page 38



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com