| 전자부품 데이터시트 검색엔진 |
|
DP35DP 데이터시트(PDF) 77 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
DP35DP 데이터시트(HTML) 77 Page - Intel Corporation |
|
77 / 84 page ![]() Regulatory Compliance and Battery Disposal Information 77 Table 40 shows the various forms of the “Lead-Free 2nd Level Interconnect” mark as it appears on the board and accompanying collateral. Table 40. Lead-Free Board Markings Description Mark Lead-Free 2nd Level Interconnect: This symbol is used to identify electrical and electronic assemblies and components in which the lead (Pb) concentration level in the desktop board substrate and the solder connections from the board to the components (second-level interconnect) is not greater than 0.1% by weight (1000 ppm). or or |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |