전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST10F276Z5 데이터시트(PDF) 202 Page - STMicroelectronics

부품명 ST10F276Z5
상세설명  16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F276Z5 데이터시트(HTML) 202 Page - STMicroelectronics

Back Button ST10F276Z5 Datasheet HTML 198Page - STMicroelectronics ST10F276Z5 Datasheet HTML 199Page - STMicroelectronics ST10F276Z5 Datasheet HTML 200Page - STMicroelectronics ST10F276Z5 Datasheet HTML 201Page - STMicroelectronics ST10F276Z5 Datasheet HTML 202Page - STMicroelectronics ST10F276Z5 Datasheet HTML 203Page - STMicroelectronics ST10F276Z5 Datasheet HTML 204Page - STMicroelectronics ST10F276Z5 Datasheet HTML 205Page - STMicroelectronics ST10F276Z5 Datasheet HTML 206Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 202 / 239 page
background image
Electrical characteristics
ST10F276Z5
202/239
periods within the considered time interval.
On the contrary, assuming again a noiseless PLL input and supposing that the VCO is
dominated by its 1/f3 noise, the R.M.S. value of the accumulated jitter is proportional to N,
where N is the number of clock periods within the considered time interval.
The jitter in the PLL loop can be modelized as dominated by the i1/f2 noise for N smaller
than a certain value depending on the PLL output frequency and on the bandwidth
characteristics of loop. Above this first value, the jitter becomes dominated by the i1/f3 noise
component. Lastly, for N greater than a second value of N, a saturation effect is evident, so
the jitter does not grow anymore when considering a longer time interval (jitter stable
increasing the number of clock periods N). The PLL loop acts as a high pass filter for any
noise in the loop, with cutoff frequency equal to the bandwidth of the PLL. The saturation
value corresponds to what has been called self referred long term jitter of the PLL. In
Figure 56 the maximum jitter trend versus the number of clock periods N (for some typical
CPU frequencies) is shown: The curves represent the very worst case, computed taking into
account all corners of temperature, power supply and process variations; the real jitter is
always measured well below the given worst case values.
Noise in supply and substrate
Digital supply noise adds determining elements to PLL output jitter, independent of the
multiplication factor. Its effect is strongly reduced thanks to particular care used in the
physical implementation and integration of the PLL module inside the device. In any case,
the contribution of digital noise to global jitter is widely taken into account in the curves
provided in Figure 56.
Figure 53.
ST10F276Z5 PLL jitter
N (CPU clock periods)
200
400
±5
±1
800
600
1000
1200
1400
0
0
64 MHz
±2
±3
±4
24 MHz
40 MHz
32 MHz
16 MHz
TJIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com