전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST10F276Z5 데이터시트(PDF) 206 Page - STMicroelectronics

부품명 ST10F276Z5
상세설명  16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F276Z5 데이터시트(HTML) 206 Page - STMicroelectronics

Back Button ST10F276Z5 Datasheet HTML 202Page - STMicroelectronics ST10F276Z5 Datasheet HTML 203Page - STMicroelectronics ST10F276Z5 Datasheet HTML 204Page - STMicroelectronics ST10F276Z5 Datasheet HTML 205Page - STMicroelectronics ST10F276Z5 Datasheet HTML 206Page - STMicroelectronics ST10F276Z5 Datasheet HTML 207Page - STMicroelectronics ST10F276Z5 Datasheet HTML 208Page - STMicroelectronics ST10F276Z5 Datasheet HTML 209Page - STMicroelectronics ST10F276Z5 Datasheet HTML 210Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 206 / 239 page
background image
Electrical characteristics
ST10F276Z5
206/239
Figure 56.
External clock drive XTAL1
Note:
When Direct Drive is selected, an external clock source can be used to drive XTAL1. The
maximum frequency of the external clock source depends on the duty cycle: When 64 MHz
is used, 50% duty cycle is granted (low phase = high phase = 7.8 ns); when for instance
32 MHz is used, a 25% duty cycle can be accepted (minimum phase, high or low, again
equal to 7.8 ns).
23.8.16
Memory cycle variables
The tables below use three variables which are derived from the BUSCONx registers and
represent the special characteristics of the programmed memory cycle. The following table
describes how these variables are computed.
Table 104.
External clock drive timing
Symbol
Parameter
Direct drive
fCPU = fXTAL
Direct drive with
prescaler
fCPU = fXTAL / 2
PLL usage
fCPU = fXTAL x F
Unit
Min.
Max.
Min.
Max.
Min.
Max.
tOSCSR
XTAL1 period(1) (2)
1.
The minimum value for the XTAL1 signal period is considered as the theoretical minimum. The real
minimum value depends on the duty cycle of the input clock signal.
2.
4-12 MHz is the input frequency range when using an external clock source. 64 MHz can be applied with
an external clock source only when Direct Drive mode is selected: In this case, the oscillator amplifier is
bypassed so it does not limit the input frequency.
15.625
–
83.3
250
83.3
250
ns
t1 SR
High time(3)
3.
The input clock signal must reach the defined levels VIL2 and VIH2.
6
–3
–6–
t2 SR
Low time(3)
t3 SR
Rise time(3)
–2–
2–2
t4 SR
Fall time(3)
t1
t3
t4
VIL2
t2
tOSC
VIH2
Table 105.
Memory cycle variables
Symbol
Description
Values
tA
ALE extension
TCL x [ALECTL]
tC
Memory cycle time wait states
2TCL x (15 - [MCTC])
tF
Memory tri-state time
2TCL x (1 - [MTTC])



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com