전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

13892 데이터시트(PDF) 42 Page - Freescale Semiconductor, Inc

부품명 13892
상세설명   Power Management and User Interface IC
PDF  161 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

13892 데이터시트(HTML) 42 Page - Freescale Semiconductor, Inc

Back Button 13892 Datasheet HTML 38Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 39Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 40Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 41Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 42Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 43Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 44Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 45Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 46Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 161 page
background image
Analog Integrated Circuit Device Data
42
Freescale Semiconductor
13892
FUNCTIONAL DEVICE OPERATION
PROGRAMMABILITY
The SPI interface is comprised of the package pins listed in Table 9.
SPI INTERFACE DESCRIPTION
The control bits are organized into 64 fields. Each of these 64 fields contains 32 bits. A maximum of 24 data bits are used per
field. In addition, there is one “dead” bit between the data and address fields. The remaining bits include 6 address bits to address
the 64 data fields and one write enable bit to select whether the SPI transaction is a read or a write.
The register set will be to a large extent compatible with the MC13783 in order to facilitate software development.
For each SPI transfer, first a one is written to the read/write bit if this SPI transfer is to be a write. A zero is written to the read/
write bit if this is to be a read command only.
The CS line must remain high during the entire SPI transfer. To start a new SPI transfer, the CS line must go inactive and then
go active again. The MISO line will be tri-stated while CS is low.
To read a field of data, the MISO pin will output the data field pointed to by the 6 address bits loaded at the beginning of the
SPI sequence.
Figure 5. SPI Transfer Protocol Single Read/Write Access
12
Unused
28
Switchers 4
44
ADC 1
60
Test 1
13
Power Control 0
29
Switchers 5
45
ADC 2
61
Test 2
14
Power Control 1
30
Regulator Setting 0
46
ADC 3
62
Test 3
15
Power Control 2
31
Regulator Setting 1
47
ADC4
63
Test 4
Table 9. SPI Interface Pin Description
SPI Bus
Description
CLK
Clock input line, data shifting occurs at the rising edge
MOSI
Serial data input line
MISO
Serial data output line
CS
Clock enable line, active high
Interrupt
Description
INT
Interrupt to processor
Supply
Description
SPIVCC
Processor SPI bus supply
Table 8. Register Set
Register
Register
Register
Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com