| 전자부품 데이터시트 검색엔진 |
|
13892 데이터시트(PDF) 82 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
13892 데이터시트(HTML) 82 Page - Freescale Semiconductor, Inc |
|
82 / 161 page ![]() Analog Integrated Circuit Device Data 82 Freescale Semiconductor 13892 FUNCTIONAL DEVICE OPERATION SUPPLIES Figure 24. Boost Switcher Efficiency LINEAR REGULATORS This section describes the linear regulators provided. For convenience, these regulators are named to indicate their typical or possible applications, but the supplies are not limited to these uses and may be applied to any loads within the specified regulator capabilities. A low power standby mode controlled by STANDBY is provided in which the bias current is aggressively reduced. This mode is useful for deep sleep operation where certain supplies cannot be disabled, but active regulation can be tolerated with lesser parametric requirements. The output drive capability and performance are limited in this mode. Refer to STANDBY Event Definition and Control in Power Control System for more details. Some dedicated regulators are covered in their related chapters rather than in the Supplies chapter (i.e., the VUSB and VUSB2 supplies are included in Connectivity). Apart from the integrated linear regulators, there are also GPO output pins provided to enable and disable discrete regulators or functional blocks, or to use as a general purpose output for any system need. For example, one application may be to enable a battery pack thermistor bias in synchronization with timed ADC conversions. All regulators use the main bandgap as the reference. The main bandgap is bypassed with a capacitor at REFCORE. The bandgap and the rest of the core circuitry is supplied from VCORE. The performance of the regulators is directly dependent on the performance of VCOREDIG and the bandgap. No external DC loading is allowed on VCOREDIG or REFCORE. VCOREDIG is kept powered as long as there is a valid supply and/or coin cell. Table 53 captures the main characteristics of the core circuitry. Table 53. Core Specifications Reference Parameter Target VCOREDIG (Digital core supply) Output voltage in ON mode (61),(62) 1.5 V Output voltage in Off mode(62) 1.2 V Bypass Capacitor 2.2 μF typ (0.65 μF derated) VCORE (Analog core supply) Output voltage in ON mode (61),(62) 2.775 V Output voltage in Off mode (62) 0 V Bypass Capacitor 2.2 μF typ (0.65 μF derated) REFCORE (Bandgap / Regulator Reference) Output voltage (61) 1.20 V Absolute Accuracy 0.50% Temperature Drift 0.25% Bypass Capacitor 100 nF typ (65 nF derated) Notes 61. 3.0 V < BP < 4.65 V, no external loading on VCOREDIG, VCORE, or REFCORE. Extended operation down to UVDET, but no system malfunction. 62. The core is in On mode when charging or when the state machine of the IC is not in the Off mode nor in the power cut mode. Otherwise, the core is in Off mode. 5V Boost Efficien cy (Vin = 3.6V, Vout = 5V) 80.00 85.00 90.00 95.00 100.00 0 100 200 300 Boost Load Current (m A) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |