PCA9620 datasheet(18/71 Pages) NXP

18 / 71 page

PCA9620

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 9 December 2010

18 of 71

NXP Semiconductors

PCA9620

Universal LCD driver for low multiplex rates

7.3.3 Recommended power-down sequences

With the following sequences the PCA9620 can be set to a state of minimum power

consumption, called power-down mode.

Fig 9.

Recommended start-up sequence when using an external supplied VLCD and an

external clock signal

Wait 1 ms

START

Initialize

command

013aaa252

Write RAM

content to be

displayed and

enable the

display

STOP

Apply external

clock signal

to pin CLK;

set OSC bit

logic 1

Power-on

VDD1, VDD2,

and VLCD

at the

same time

Initiate an

OTP-refresh

Fig 10. Recommended power-down sequence for minimum power-down current when

using the internal charge pump and the internal clock signal

Stop genera-

tion of VLCD

by setting bit

CPE logic 0

START

Disable dis-

play by setting

bit E logic 0

Disable tem-

perature mea-

surement by

setting bit

TME logic 0

013aaa253

STOP

PCA9620 데이터시트(PDF) 18 Page - NXP Semiconductors

PCA9620 데이터시트(HTML) 18 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

데이터시트 다운로드

링크 URL